{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T13:04:28Z","timestamp":1746450268068,"version":"3.37.3"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T00:00:00Z","timestamp":1565222400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T00:00:00Z","timestamp":1565222400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100003661","name":"Korea Institute for Advancement of Technology","doi-asserted-by":"publisher","award":["N0001883"],"award-info":[{"award-number":["N0001883"]}],"id":[{"id":"10.13039\/501100003661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National research foundation of Korea","doi-asserted-by":"crossref","award":["2019R1A2C-1010017"],"award-info":[{"award-number":["2019R1A2C-1010017"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s00034-019-01230-x","type":"journal-article","created":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T07:02:55Z","timestamp":1565593375000},"page":"1715-1734","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A 7-GHz Fast-Lock Two-Step Time-to-Digital Converter-Based All-Digital DLL"],"prefix":"10.1007","volume":"39","author":[{"given":"Dongjun","family":"Park","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-0268","authenticated-orcid":false,"given":"Jongsun","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"issue":"1","key":"1230_CR1","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/TCSI.2017.2715899","volume":"65","author":"E Bayram","year":"2018","unstructured":"E. Bayram, A.F. Aref, M. Saeed, R. Negra, 1.5\u20133.3\u00a0GHz, 0.0077\u00a0mm2, 7\u00a0mW all-digital delay-locked loop with dead-zone free phase detector in 0.13 um CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 65(1), 39\u201350 (2018)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"1230_CR2","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/4.823449","volume":"35","author":"P Dudek","year":"2000","unstructured":"P. Dudek, S. Szczepanski, J.V. Hatfield, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line. IEEE J. Solid State Circuits 35(2), 240\u2013247 (2000)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1230_CR3","doi-asserted-by":"publisher","first-page":"781","DOI":"10.1007\/s00034-012-9488-9","volume":"32","author":"M Gholami","year":"2013","unstructured":"M. Gholami, A novel low power architecture for DLL-based frequency synthesizers. Circuits Syst. Signal Process. 32(2), 781\u2013801 (2013)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"1230_CR4","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/JSSC.2013.2297403","volume":"49","author":"M Hossain","year":"2014","unstructured":"M. Hossain, F. Aquil, P.S. Chau, B. Tsang, P. Le, J. Wei, T. Stone, B. Daly, C. Tran, J.C. Eble, K. Knorpp, J.L. Zerbe, A fast-lock, jitter filtering all-digital DLL based burst-mode memory interface. IEEE J. Solid State Circuits 49(4), 1048\u20131062 (2014)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1230_CR5","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","volume":"51","author":"M Hsieh","year":"2016","unstructured":"M. Hsieh, L. Chen, S. Liu, C.C. Chen, A 6.7\u00a0MHz to 1.24\u00a0GHz 0.0318\u00a0mm2 fast-locking all-digital DLL using phase-tracing delay unit in 90\u00a0nm CMOS. IEEE J. Solid State Circuits 51(2), 412\u2013427 (2016)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"11","key":"1230_CR6","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1109\/TCSII.2015.2456111","volume":"62","author":"D Jung","year":"2015","unstructured":"D. Jung, Y. An, K. Ryu, J. Park, S. Jung, All-digital fast-locking delay-locked loop using a cyclic-locking loop for DRAM. IEEE Trans. Circuits Syst II: Express Br. 62(11), 1023\u20131027 (2015)","journal-title":"IEEE Trans. Circuits Syst II: Express Br."},{"issue":"4","key":"1230_CR7","doi-asserted-by":"publisher","first-page":"520","DOI":"10.5573\/JSTS.2016.16.4.520","volume":"16","author":"J Kim","year":"2016","unstructured":"J. Kim, S. Han, A high-resolution dual-loop digital DLL. J. Semicond. Technol. Sci. 16(4), 520\u2013527 (2016)","journal-title":"J. Semicond. Technol. Sci."},{"issue":"6","key":"1230_CR8","doi-asserted-by":"publisher","first-page":"825","DOI":"10.5573\/JSTS.2017.17.6.825","volume":"17","author":"J Kim","year":"2017","unstructured":"J. Kim, An all-digital\u00a0delay-locked loop using a lock-in pre-search algorithm. J. Semicond. Technol. Sci. 17(6), 825\u2013831 (2017)","journal-title":"J. Semicond. Technol. Sci."},{"issue":"3","key":"1230_CR9","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1007\/s10470-018-1206-5","volume":"96","author":"J Kim","year":"2018","unstructured":"J. Kim, An anti-boundary switching fine-resolution digital delay-locked loop. Analog Integr. Circuits Signal Process. 96(3), 445\u2013454 (2018)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"1230_CR10","unstructured":"M. Kim, L. Kim, 100\u00a0MHz-to-1\u00a0GHz open-loop ADDLL with fast lock-time for mobile applications, in IEEE Custom Integrated Circuits Conference, pp. 1\u20134 (2008)"},{"issue":"1","key":"1230_CR11","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/JSSC.2011.2164710","volume":"47","author":"H Lee","year":"2012","unstructured":"H. Lee, K. Kim, Y. Choi, J. Sohn, N. Park, K. Kim, C. Kim, Y. Choi, B. Chung, A 1.6\u00a0V 1.4\u00a0Gbp\/s\/pin consumer DRAM with self-dynamic voltage scaling technique in 44\u00a0nm CMOS technology. IEEE J. Solid State Circuits 47(1), 131\u2013140 (2012)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"24","key":"1230_CR12","doi-asserted-by":"publisher","first-page":"1973","DOI":"10.1049\/el.2015.2876","volume":"51","author":"D Lee","year":"2015","unstructured":"D. Lee, J. Kim, 5\u00a0GHz all-digital delay-locked loop for future memory systems beyond double data rate 4 synchronous dynamic random access memory. Electon. Lett. 51(24), 1973\u20131975 (2015)","journal-title":"Electon. Lett."},{"issue":"2","key":"1230_CR13","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/TCSII.2015.2468911","volume":"63","author":"J Lim","year":"2016","unstructured":"J. Lim, J. Bae, J. Jang, H. Jung, H. Lee, Y. Kim, B. Kim, J. Sim, H. Park, A delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20\u201380% input duty cycle for SDRAMs. IEEE Trans. Circuits Syst. II: Express Br. 63(2), 141\u2013145 (2016)","journal-title":"IEEE Trans. Circuits Syst. II: Express Br."},{"key":"1230_CR14","doi-asserted-by":"crossref","unstructured":"D. Park, J. Kim, A 7-GHz fast-lock 2-step TDC-based all-digital DLL for post-DDR4 SDRAMs, in IEEE International Symposium on Circuits and Systems Conference, pp. 1\u20134 (2018)","DOI":"10.1109\/ISCAS.2018.8351396"},{"key":"1230_CR15","doi-asserted-by":"crossref","unstructured":"D. Park, G. Park, J. Kim, A 0.15 to 2.2\u00a0GHz all-digital delay-locked loop, in IEEE International New Circuits and Systems Conference, pp. 261\u2013264 (2017)","DOI":"10.1109\/NEWCAS.2017.8010155"},{"issue":"9","key":"1230_CR16","doi-asserted-by":"publisher","first-page":"2437","DOI":"10.1109\/JSSC.2009.2021447","volume":"44","author":"D Shin","year":"2009","unstructured":"D. Shin, J. Song, H. Chae, C. Kim, A 7\u00a0ps jitter 0.053\u00a0mm2 fast lock all-digital DLL with a wide range and high resolution DCC. IEEE J. Solid State Circuits 44(9), 2437\u20132451 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"1230_CR17","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/JSSC.2012.2213512","volume":"48","author":"K Sohn","year":"2013","unstructured":"K. Sohn, T. Na, I. Song, Y. Shim, W. Bae, S. Kang, D. Lee, H. Jung, S. Hyun, H. Jeoung, K. Lee, J. Park, J. Lee, B. Lee, I. Jun, J. Park, J. Park, H. Choi, S. Kim, H. Chung, Y. Choi, D. Jung, B. Kim, J. Choi, S. Jang, C. Kim, J. Lee, J.S. Choi, A 1.2\u00a0V 30\u00a0nm 3.2\u00a0Gb\/s\/pin 4\u00a0Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme. IEEE J. Solid State Circuits 48(1), 168\u2013177 (2013)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1230_CR18","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1109\/TCSI.2014.2364103","volume":"62","author":"J Wang","year":"2015","unstructured":"J. Wang, C. Cheng, An all-digital delay-locked loop using an in-time phase maintenance scheme for low-jitter gigahertz operation. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 395\u2013404 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1230_CR19","doi-asserted-by":"crossref","unstructured":"W. Yun, I. Song, H. Jeoung, H. Choi, S. Lee, J. Kim, C. Kim, J. Choi, S. Jang, J.S. Choi, A digital DLL with hybrid DCC using 2-step duty error extraction and 180\u00b0 phase aligner for 2.67\u00a0Gb\/s\/pin 16\u00a0Gb 4-H stack DDR4 SDRAM with TSVs, in IEEE International Solid-State Circuits Conference, pp. 322\u2013323 (2015)","DOI":"10.1109\/ISSCC.2015.7063056"},{"issue":"11","key":"1230_CR20","doi-asserted-by":"publisher","first-page":"2680","DOI":"10.1109\/TVLSI.2014.2369460","volume":"23","author":"D Zhang","year":"2015","unstructured":"D. Zhang, H. Yang, W. Zhu, W. Li, Z. Huang, L. Li, T. Li, A multiphase DLL with a novel fast-locking fine-code time-to-digital converter. IEEE Trans. Very Large Scale Integr. (VLSI) Syst 23(11), 2680\u20132684 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01230-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01230-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01230-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,6]],"date-time":"2020-08-06T23:21:58Z","timestamp":1596756118000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01230-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,8]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["1230"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01230-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,8,8]]},"assertion":[{"value":"17 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 August 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 August 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 August 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}