{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:51:32Z","timestamp":1761648692148,"version":"3.37.3"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T00:00:00Z","timestamp":1565654400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T00:00:00Z","timestamp":1565654400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s00034-019-01231-w","type":"journal-article","created":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T08:02:47Z","timestamp":1565683367000},"page":"1896-1919","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["An Improved Low-Power Coding for Serial Network-On-Chip Links"],"prefix":"10.1007","volume":"39","author":[{"given":"Sumitra","family":"Velayudham","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8486-7960","authenticated-orcid":false,"given":"Sivakumar","family":"Rajagopal","sequence":"additional","affiliation":[]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,13]]},"reference":[{"key":"1231_CR1","doi-asserted-by":"crossref","unstructured":"M. Ali, M.N. Islam, A.B.M. Foysal, Algorithms for generating binary reflected gray code sequence: time efficient approaches. in International Conference on Future Computer and Communication, pp. 79\u201383 (2009)","DOI":"10.1109\/ICFCC.2009.41"},{"key":"1231_CR2","doi-asserted-by":"crossref","unstructured":"S. Bae, Big-O Notation. in: JavaScript Data Structures and Algorithms. Apress, Berkeley, CA (2019)","DOI":"10.1007\/978-1-4842-3988-9"},{"key":"1231_CR3","unstructured":"L. Benini, G. De Micheli, Networks on chip: a new paradigm for systems on chip design, in Proceedings of Design Automation and Test in Europe Conference and Exhibition, pp. 418\u2013419 (2002)"},{"key":"1231_CR4","doi-asserted-by":"crossref","unstructured":"A.R. Bharghava, M.B. Srinivas, Transition inversion based low power data coding scheme for synchronous serial communication. in IEEE Computer Society Annual Symposium on VLSI, pp. 103\u2013108 (2009)","DOI":"10.1109\/ISVLSI.2009.43"},{"issue":"4","key":"1231_CR5","doi-asserted-by":"publisher","first-page":"97","DOI":"10.5121\/vlsic.2012.3409","volume":"3","author":"SM Bhat","year":"2012","unstructured":"S.M. Bhat, D.Y. Jahnavi, Universal rotate invert bus encoding for low power VLSI. Int. J. VLSI Des. Commun. Syst. 3(4), 97\u2013106 (2012)","journal-title":"Int. J. VLSI Des. Commun. Syst."},{"issue":"1","key":"1231_CR6","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y Chen","year":"2017","unstructured":"Y. Chen, T. Krishna, J.S. Emer, V. Sze, Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid-State Circuits 52(1), 127\u2013138 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"1231_CR7","doi-asserted-by":"publisher","first-page":"1797","DOI":"10.1109\/TVLSI.2012.2219888","volume":"21","author":"C Chiu","year":"2013","unstructured":"C. Chiu, W. Huang, C. Lin, W. Lai, Y. Tsao, Embedded transition inversion coding with low switching activity for serial links. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(10), 1797\u20131810 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1231_CR8","doi-asserted-by":"crossref","unstructured":"W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in Proceedings of Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"1231_CR9","doi-asserted-by":"crossref","unstructured":"D. DiTomaso, A. Sikder, A. Kodi, A. Louri, Machine learning enabled power-aware network-on-chip design. in Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1354\u20131359 (2017)","DOI":"10.23919\/DATE.2017.7927203"},{"key":"1231_CR10","doi-asserted-by":"crossref","unstructured":"R.R. Dobkin, A. Morgenshtein, A. Kolodny , R. Ginosar, Parallel vs. serial on-chip communication. in Proceedings of the 2008 International Workshop on System Level Interconnect Prediction, pp. 43\u201350 (2008)","DOI":"10.1145\/1353610.1353620"},{"key":"1231_CR11","doi-asserted-by":"crossref","unstructured":"A. Firuzan, M. Modarressi, M. Daneshtalab, M. Reshadi, Reconfigurable network-on-chip for 3D neural network accelerators. in Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), Turin, pp. 1\u20138 (2018)","DOI":"10.1109\/NOCS.2018.8512170"},{"key":"1231_CR12","volume-title":"Networks-on-Chips; Theory and Practice","author":"F Gebali","year":"2011","unstructured":"F. Gebali, H. Elmiligi, M.W. El-Kharashi, Networks-on-Chips; Theory and Practice (Taylor & Francis, New York, 2011)"},{"key":"1231_CR13","unstructured":"M. Ghoneima, Y. Ismail, M. Khellah, V. De, Reducing the data switching activity on serial link buses. in 7th International Symposium on Quality Electronic Design (ISQED\u201906), San Jose, CA, pp. 427\u2013432 (2006)"},{"issue":"5","key":"1231_CR14","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1109\/TCAD.2005.855974","volume":"25","author":"M Ghoneima","year":"2006","unstructured":"M. Ghoneima, Y.I. Ismail, M.M. Khellah, J.W. Tschanz, V. De, Formal derivation of optimal active shielding for low-power on-chip buses. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(5), 821\u2013836 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"9","key":"1231_CR15","doi-asserted-by":"publisher","first-page":"2020","DOI":"10.1109\/TCSI.2008.2010155","volume":"56","author":"M Ghoneima","year":"2009","unstructured":"M. Ghoneima, Y. Ismail, M.M. Khellah, J. Tschanz, V. De, Serial-link bus: a low-power on-chip bus architectured. IEEE Trans. Circuits Syst. I Regul. Pap. 56(9), 2020\u20132032 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1231_CR16","doi-asserted-by":"crossref","unstructured":"S. Ghosh, P. Ghosal, N. Das, S.P. Mohanty, O. Okobiah, Data correlation aware serial encoding for low switching power on-chip communication. in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 124\u2013129 (2014)","DOI":"10.1109\/ISVLSI.2014.48"},{"key":"1231_CR17","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1016\/j.sysarc.2010.03.003","volume":"56","author":"H Guo","year":"2010","unstructured":"H. Guo, Shifted Gray encoding to reduce instruction memory address bus switching for low-power embedded systems. Austr. J. Syst. Arch. 56, 180\u2013190 (2010)","journal-title":"Austr. J. Syst. Arch."},{"key":"1231_CR18","unstructured":"A. Hemani et al., Network on chip: an architecture for billion transistor era, in Proceedings of IEEE NorChip, pp. 1\u20138 (2000)"},{"key":"1231_CR19","unstructured":"S. Hong, U. Narayanan, K.-S. Chung, T. Kim, Bus-invert coding for Low power I\/O decomposition approach. in Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, vol. 2, pp. 750\u2013753 (2000)"},{"issue":"3","key":"1231_CR20","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1109\/TVLSI.2013.2251020","volume":"22","author":"N Jafarzadeh","year":"2014","unstructured":"N. Jafarzadeh, M. Palesi, A. Khademzadeh, A. Afzali-Kusha, Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(3), 675\u2013685 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"1231_CR21","doi-asserted-by":"publisher","first-page":"2563","DOI":"10.1109\/JSEN.2017.2669921","volume":"17","author":"D Jahier Pagliari","year":"2017","unstructured":"D. Jahier Pagliari, E. Macii, M. Poncino, Zero-transition serial encoding for image sensors. IEEE Sens. J. 17(8), 2563\u20132571 (2017)","journal-title":"IEEE Sens. J."},{"key":"1231_CR22","unstructured":"L. Kangmin, S.-J. Lee, H.-J. Yoo, SILENT: serialized low energy transmission coding for on-chip interconnection networks. in IEEE\/ACM International Conference on Computer Aided Design, pp. 448\u2013451 (2004)"},{"key":"1231_CR23","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1049\/ip-cdt:20050152","volume":"153","author":"Z Khan","year":"2006","unstructured":"Z. Khan, T. Arslan, A.T. Erdogan, Low power system on chip bus encoding scheme with crosstalk noise reduction capability. IEE Proc. Comput. Digit. Tech. 153, 101\u2013108 (2006)","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"1231_CR24","unstructured":"K.-W. Kim, K.-H. Baek, N. Shanbhag, C.L. Liu, S.-M. Kang, Coupling-driven signal encoding scheme for low-power interface design. in IEEE\/ACM International Conference on Computer Aided Design, pp. 318\u2013321 (2000)"},{"key":"1231_CR25","unstructured":"S. Kumar et al., A network on chip architecture and design methodology, in Proceedings of IEEE Computer Society Annual Symposium on VLSI, (ISVLSI 2002) Pittsburgh, PA, USA, pp. 105\u2013112 (2002)"},{"issue":"3","key":"1231_CR26","first-page":"148","volume":"14","author":"K Lee","year":"2006","unstructured":"K. Lee et al., Low-power network-on-chip for high-performance SoC design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(3), 148\u2013160 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1231_CR27","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1109\/TFUZZ.2017.2648855","volume":"26","author":"H Li","year":"2018","unstructured":"H. Li, J. Wang, L. Wu, H. Lam, Y. Gao, Optimal guaranteed cost sliding-mode control of interval type-2 fuzzy time-delay systems. IEEE Trans. Fuzzy Syst. 26(1), 246\u2013257 (2018)","journal-title":"IEEE Trans. Fuzzy Syst."},{"key":"1231_CR28","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.automatica.2017.04.032","volume":"82","author":"W Ligang","year":"2017","unstructured":"W. Ligang, Y. Gao, J. Liu, H. Li, Event-triggered sliding mode control of stochastic systems via output feedback. Automatica 82, 79\u201392 (2017)","journal-title":"Automatica"},{"key":"1231_CR29","unstructured":"A. Morgenshtein, I. Cidon, A. Kolodny, R. Ginosar, Comparative analysis of serial vs parallel links in NoC. in Proceedings of International Symposium on System-on-Chip, pp. 185\u2013188 (2004)"},{"key":"1231_CR30","doi-asserted-by":"crossref","unstructured":"J. Natesan, D. Radhakrishnan, Shift invert coding (SINV) for low power VLSI. in Euromicro Symposium on Digital System Design, pp. 190\u2013194 (2004)","DOI":"10.1109\/DSD.2004.1333276"},{"issue":"4","key":"1231_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3041220","volume":"22","author":"DJ Pagliari","year":"2017","unstructured":"D.J. Pagliari, E. Macii, M. Poncino, Approximate energy-efficient encoding for serial interfaces. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 22(4), 1\u201325 (2017)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"1231_CR32","doi-asserted-by":"crossref","unstructured":"M. Palesi, F. Fazzino, G. Ascia, V. Catania, Data encoding for low-power in wormhole-switched networks-on-chip. in 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pp. 119\u2013126 (2009)","DOI":"10.1109\/DSD.2009.203"},{"issue":"5","key":"1231_CR33","doi-asserted-by":"publisher","first-page":"774","DOI":"10.1109\/TCAD.2010.2098590","volume":"30","author":"M Palesi","year":"2011","unstructured":"M. Palesi, G. Ascia, F. Fazzino, V. Catania, Data encoding schemes in networks on chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(5), 774\u2013786 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1231_CR34","volume-title":"On-chip Communication Architectures: System on Chip Interconnect","author":"S Pasricha","year":"2008","unstructured":"S. Pasricha, N. Dutt, On-chip Communication Architectures: System on Chip Interconnect (Morgan Kaufmann, Burlington, 2008)"},{"key":"1231_CR35","doi-asserted-by":"crossref","unstructured":"A. Ramachandran, B. Rajaram, S. Purini, G. Regeti, Transition inversion based low power data coding scheme for buffered data transfer. in 23rd IEEE International conference on VLSI Design, pp. 164\u2013169 (2010)","DOI":"10.1109\/VLSI.Design.2010.75"},{"key":"1231_CR36","doi-asserted-by":"publisher","first-page":"1618","DOI":"10.1016\/j.proeng.2012.01.183","volume":"29","author":"X Ren","year":"2012","unstructured":"X. Ren, D. Gao, X. Fan, J. An, Adaptive low-power transmission coding for serial links in network-on-chip. Procedia Eng. 29, 1618\u20131624 (2012)","journal-title":"Procedia Eng."},{"key":"1231_CR37","unstructured":"K.S. Sainarayanan, J.V.R. Ravindra, M.B. Srinivas, A novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in VLSI interconnects. in IEEE International Symposium on Circuits and Systems, pp. 4155\u20134158 (2006)"},{"issue":"1","key":"1231_CR38","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/s11554-011-0215-8","volume":"8","author":"S Saponara","year":"2013","unstructured":"S. Saponara, L. Fanucci, E. Petri, A multi-processor NoC-based architecture for real-time image\/video enhancement. J. Real-Time Image Proc. 8(1), 111\u2013125 (2013)","journal-title":"J. Real-Time Image Proc."},{"key":"1231_CR39","doi-asserted-by":"crossref","unstructured":"D.N. Sarma, G. Lakshminarayanan, Encoding technique for reducing power dissipation in network on chip serial links. in International Conference on Computational Intelligence and Communication Networks, Gwalior, pp. 323\u2013327 (2011)","DOI":"10.1109\/CICN.2011.68"},{"key":"1231_CR40","unstructured":"M.R. Stan, W.P. Burleson, Limited weight codes for low-power I\/O. in Proceedings of International Workshop Low-Power Design, pp. 209\u2013214 (1994)"},{"issue":"1","key":"1231_CR41","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"MR Stan","year":"1995","unstructured":"M.R. Stan et al., Bus-invert coding for Low-power I\/O. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 3(1), 49\u201358 (1995)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1231_CR42","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1016\/j.vlsi.2017.02.002","volume":"58","author":"A Stillmaker","year":"2017","unstructured":"A. Stillmaker, B. Baas, Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7nm. Integr. VLSI J. 58, 74\u201381 (2017)","journal-title":"Integr. VLSI J."},{"key":"1231_CR43","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/j.aeue.2017.07.020","volume":"82","author":"TM Supon","year":"2017","unstructured":"T.M. Supon, I.I. Basith, E. Abdel-Raheem, R. Rashidzadeh, Efficient integrated bus coding scheme for low-power I\/O. AEU Int. J. Electron. Commun. 82, 30\u201336 (2017)","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"3","key":"1231_CR44","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1007\/s10617-015-9170-0","volume":"20","author":"M Taassori","year":"2016","unstructured":"M. Taassori, M. Taassori, S. Uysal, MFLP: a low power encoding for on chip networks. Des. Autom. Embedded Syst. 20(3), 191\u2013210 (2016)","journal-title":"Des. Autom. Embedded Syst."},{"issue":"12","key":"1231_CR45","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1109\/TC.1983.1676178","volume":"C\u201332","author":"CD Thompson","year":"1983","unstructured":"C.D. Thompson, The VLSI complexity of sorting. IEEE Trans. Comput. C\u201332(12), 1171\u20131184 (1983)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"1231_CR46","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1145\/1013948.1013953","volume":"9","author":"J Yang","year":"2004","unstructured":"J. Yang, R. Gupta, C. Zhang, Frequent value encoding for low power data buses. ACM Trans. Des. Autom. Electron. Syst. 9(3), 354\u2013384 (2004)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"2","key":"1231_CR47","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1109\/92.924059","volume":"9","author":"S Youngsoo","year":"2001","unstructured":"S. Youngsoo, C. Soo-Ik, C. Kiyoung, Partial bus-invert coding for power optimization of application-specific systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(2), 377\u2013383 (2001)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1231_CR48","doi-asserted-by":"crossref","unstructured":"J. Zeng, J.-Y. Zhou, R.-B. Lin, Transition inversion coding with parity check for offchip serial transmission. in Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 634\u2013637 (2014)","DOI":"10.1109\/ICECS.2014.7050065"},{"key":"1231_CR49","doi-asserted-by":"crossref","unstructured":"M. Zhang, Z. Gan, J. Zhang, Z. Gu, Joint hybrid frequent value cache and multi-coding for data bus energy saving. in 22nd IEEE International Conference on Parallel and Distributed Systems, pp. 869\u2013876 (2016)","DOI":"10.1109\/ICPADS.2016.0117"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01231-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01231-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01231-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T23:23:43Z","timestamp":1597188223000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01231-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,13]]},"references-count":49,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["1231"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01231-w","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,8,13]]},"assertion":[{"value":"29 December 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 August 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 August 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}