{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:16:06Z","timestamp":1774721766752,"version":"3.50.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T00:00:00Z","timestamp":1567555200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T00:00:00Z","timestamp":1567555200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s00034-019-01232-9","type":"journal-article","created":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T15:03:55Z","timestamp":1567609435000},"page":"1735-1750","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":30,"title":["A Low-Power and High-Frequency Phase Frequency Detector for a 3.33-GHz Delay Locked Loop"],"prefix":"10.1007","volume":"39","author":[{"given":"Adel","family":"Rezaeian","sequence":"first","affiliation":[]},{"given":"Gholamreza","family":"Ardeshir","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4696-5900","authenticated-orcid":false,"given":"Mohammad","family":"Gholami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,9,4]]},"reference":[{"issue":"12","key":"1232_CR1","doi-asserted-by":"publisher","first-page":"936","DOI":"10.1109\/TCSII.2010.2087951","volume":"57","author":"WH Chen","year":"2010","unstructured":"W.H. Chen, M.E. Inerowicz, B. Jung, Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans. Circuits Syst. II Express Briefs 57(12), 936\u2013940 (2010)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"11","key":"1232_CR2","doi-asserted-by":"publisher","first-page":"2549","DOI":"10.1109\/JSSC.2015.2475179","volume":"50","author":"H Cho","year":"2015","unstructured":"H. Cho, H. Lee, J. Bae, H.J. Yoo, A 5.2 mW IEEE 802.15. 6 HBC standard compatible transceiver with power efficient delay-locked-loop based BPSK demodulator. IEEE J. Solid-State Circuits 50(11), 2549\u20132559 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"1232_CR3","doi-asserted-by":"publisher","first-page":"1022","DOI":"10.1109\/TCSII.2006.882122","volume":"53","author":"YS Choi","year":"2006","unstructured":"Y.S. Choi, D.H. Han, Gain-boosting charge pump for current matching in phase-locked loop. IEEE Trans. Circuits Syst. II Express Briefs 53(10), 1022\u20131025 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"9","key":"1232_CR4","doi-asserted-by":"publisher","first-page":"3549","DOI":"10.1007\/s00034-016-0485-2","volume":"36","author":"M Gholami","year":"2017","unstructured":"M. Gholami, Phase detector with minimal blind zone and reset time for GSamples\/s DLLs. Circuits Syst. Signal Process. 36(9), 3549\u20133563 (2017)","journal-title":"Circuits Syst. Signal Process."},{"issue":"5","key":"1232_CR5","doi-asserted-by":"publisher","first-page":"2119","DOI":"10.1007\/s00034-013-9584-5","volume":"32","author":"M Gholami","year":"2013","unstructured":"M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst. Signal Process. 32(5), 2119\u20132135 (2013)","journal-title":"Circuits Syst. Signal Process."},{"issue":"10","key":"1232_CR6","doi-asserted-by":"publisher","first-page":"2176","DOI":"10.1109\/TVLSI.2013.2284501","volume":"22","author":"M Gholami","year":"2014","unstructured":"M. Gholami, G. Ardeshir, Jitter of delay-locked loops due to PFD. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2176\u20132180 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"1232_CR7","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/TCSI.2012.2215792","volume":"60","author":"A Homayoun","year":"2013","unstructured":"A. Homayoun, B. Razavi, Analysis of phase noise in phase\/frequency detectors. IEEE Trans. Circuits Syst. I Regul. Pap. 60(3), 529\u2013539 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"11","key":"1232_CR8","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1109\/JSSC.2017.2734910","volume":"52","author":"H Kim","year":"2017","unstructured":"H. Kim, Y. Kim, T. Kim, H.J. Ko, S. Cho, A 2.4-GHz 1.5-mW digital multiplying delay-locked loop using pulsewidth comparator and double injection technique. IEEE J. Solid-State Circuits 52(11), 2934\u20132946 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"1232_CR9","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1002\/cta.2449","volume":"46","author":"A Koithyar","year":"2018","unstructured":"A. Koithyar, T.K. Ramesh, A faster phase frequency detector using transmission gate-based latch for the reduced response time of the PLL. Int. J. Circuit Theory Appl. 46(4), 842\u2013854 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1232_CR10","doi-asserted-by":"crossref","unstructured":"S.S. Kuncham, M. Gadiyar, S. Din, K.K. Lad, T. Laxminidhi, A novel zero blind zone phase frequency detector for fast acquisition in phase locked loops, in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), 2018 Jan 6 (pp. 167\u2013170). IEEE","DOI":"10.1109\/VLSID.2018.56"},{"key":"1232_CR11","unstructured":"W.H. Lee, J.D. Cho, S.D. Lee, A high speed and low power phase-frequency detector and charge-pump, in Innull 1999 Jan 18 (p. 269). IEEE"},{"issue":"11","key":"1232_CR12","doi-asserted-by":"publisher","first-page":"2678","DOI":"10.1109\/JSSC.2015.2473667","volume":"50","author":"S Levantino","year":"2015","unstructured":"S. Levantino, G. Marucci, G. Marzin, A. Fenaroli, C. Samori, A.L. Lacaita, A 1.7\u00a0GHz fractional-N frequency synthesizer based on a multiplying delay-locked loop. IEEE J. Solid-State Circuits 50(11), 2678\u20132691 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"1232_CR13","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MSSC.2016.2603228","volume":"8","author":"B Razavi","year":"2016","unstructured":"B. Razavi, TSPC logic [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 8(4), 10\u201313 (2016)","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"12","key":"1232_CR14","doi-asserted-by":"publisher","first-page":"2189","DOI":"10.1002\/cta.2539","volume":"46","author":"A Rezaeian","year":"2018","unstructured":"A. Rezaeian, G. Ardeshir, M. Gholami, Low-power and wide-band delay-locked loop with switching delay line. Int. J. Circuit Theory Appl. 46(12), 2189\u20132201 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"1232_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSII.2013.2291052","volume":"61","author":"K Ryu","year":"2014","unstructured":"K. Ryu, D.H. Jung, S.O. Jung, Process-variation-calibrated multiphase delay locked loop with a loop-embedded duty cycle corrector. IEEE Trans. Circuits Syst. II Express Briefs 61(1), 1\u20135 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"9","key":"1232_CR16","doi-asserted-by":"publisher","first-page":"1860","DOI":"10.1109\/TCSI.2011.2180453","volume":"59","author":"K Ryu","year":"2012","unstructured":"K. Ryu, D.H. Jung, S.O. Jung, A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator. IEEE Trans Circuits Syst. Regul. Pap. 59(9), 1860\u20131870 (2012)","journal-title":"IEEE Trans Circuits Syst. Regul. Pap."},{"issue":"8","key":"1232_CR17","doi-asserted-by":"publisher","first-page":"1671","DOI":"10.1109\/JSSC.2005.852421","volume":"40","author":"GY Tak","year":"2005","unstructured":"G.Y. Tak, S.B. Hyun, T.Y. Kang, B.G. Choi, S.S. Park, A 6.3-9-GHz cmos fast settling PLL for MB-OFDM UWB applications. IEEE J. Solid-State Circuits 40(8), 1671\u20131679 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"1232_CR18","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1002\/cta.2267","volume":"45","author":"Y Wang","year":"2017","unstructured":"Y. Wang, Y. Liu, S. Jia, X. Zhang, Delay-locked loop based clock and data recovery with wide operating range and low jitter in a 65-nm CMOS process. Int. J. Circuit Theory Appl. 45(6), 851\u2013858 (2017)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"12","key":"1232_CR19","doi-asserted-by":"publisher","first-page":"3005","DOI":"10.1109\/JSSC.2016.2601614","volume":"51","author":"Y Zhao","year":"2016","unstructured":"Y. Zhao, Z.Z. Chen, Y. Du, Y. Li, R. Al Hadi, G. Virbila, Y. Xu, Y. Kim, A. Tang, T.J. Reck, M.C. Chang, A 0.56 THz phase-locked frequency synthesizer in 65\u00a0nm CMOS technology. IEEE J. Solid-State Circuits 51(12), 3005\u20133019 (2016)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01232-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01232-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01232-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T23:06:50Z","timestamp":1599088010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01232-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,4]]},"references-count":19,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["1232"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01232-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,4]]},"assertion":[{"value":"11 February 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 August 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 September 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}