{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:09:18Z","timestamp":1765040958406,"version":"3.37.3"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T00:00:00Z","timestamp":1565740800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T00:00:00Z","timestamp":1565740800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s00034-019-01235-6","type":"journal-article","created":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T17:02:40Z","timestamp":1565802160000},"page":"1920-1942","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Multi-digit Binary-to-Quaternary and Quaternary-to-Binary Converters and Their Applications in Nanoelectronics"],"prefix":"10.1007","volume":"39","author":[{"given":"Maryam","family":"Ghelichkhan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4030-0804","authenticated-orcid":false,"given":"Seied Ali","family":"Hosseini","sequence":"additional","affiliation":[]},{"given":"Seyyed Hossein","family":"Pishgar Komleh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,14]]},"reference":[{"key":"1235_CR1","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1016\/j.compeleceng.2018.05.019","volume":"69","author":"E Abiri","year":"2018","unstructured":"E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comput. Electr. Eng. 69, 142\u2013157 (2018)","journal-title":"Comput. Electr. Eng."},{"key":"1235_CR2","doi-asserted-by":"publisher","first-page":"1772","DOI":"10.1109\/JPROC.2003.818338","volume":"91","author":"P Avouris","year":"2003","unstructured":"P. Avouris, J. Appenzeller, R. Martel, S.J. Wind, Carbon nanotube electronics. Proc. IEEE 91, 1772\u20131784 (2003)","journal-title":"Proc. IEEE"},{"issue":"5","key":"1235_CR3","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","volume":"19","author":"PC Balla","year":"1984","unstructured":"P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid-State Circuits 19(5), 739\u2013749 (1984)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1235_CR4","unstructured":"CNFET Model. \nhttp:\/\/nano.stanford.edu\/models"},{"key":"1235_CR5","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/4.272112","volume":"29","author":"KW Current","year":"1994","unstructured":"K.W. Current, Current-mode CMOS multiple-valued logic circuits. IEEE J. Solid-State Circuits 29, 95\u2013107 (1994)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1235_CR6","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.aeue.2019.04.012","volume":"105","author":"A Daraei","year":"2019","unstructured":"A. Daraei, S.A. Hosseini, Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics. AEU Int. J. Electron. Commun. 105, 145\u2013162 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1235_CR7","unstructured":"S. Das, S. Bhattacharya, D. Das, Performance evaluation of CNTFET-based logic gates using Verilog-AMS, in Proceedings of National Conference on Electronics, Communication and Signal Processing, pp. 85\u201388 (2011)"},{"key":"1235_CR8","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S. Wong, A compact SPICE model for carbon nanotube field effect transistors including nonidealities and its application. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"1235_CR9","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1016\/j.mejo.2016.04.016","volume":"53","author":"SA Ebrahimi","year":"2016","unstructured":"S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuit. Microelectron. J. 53, 156\u2013166 (2016)","journal-title":"Microelectron. J."},{"key":"1235_CR10","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/2.49","volume":"21","author":"D Etiemble","year":"1988","unstructured":"D. Etiemble, M. Israel, Comparison of binary and multi valued ICs according to VLSI criteria. Computer 21, 28\u201342 (1988)","journal-title":"Computer"},{"issue":"2","key":"1235_CR11","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.1985.1052354","volume":"20","author":"A Heung","year":"1985","unstructured":"A. Heung, H.T. Mouftah, Depletion\/enhancement CMOS for a low power family of three-valued logic circuits. IEEE J. Solid-State Circuit Soc. 20(2), 609\u2013616 (1985)","journal-title":"IEEE J. Solid-State Circuit Soc."},{"key":"1235_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01158-2","author":"SA Hosseini","year":"2019","unstructured":"S.A. Hosseini, S. Etezadi, A novel very low-complexity multi-valued logic comparator in nanoelectronics. Circuits Syst. Signal Process. (2019). \nhttps:\/\/doi.org\/10.1007\/s00034-019-01158-2","journal-title":"Circuits Syst. Signal Process."},{"key":"1235_CR13","unstructured":"S.L. Hurst, Multiple-valued logic its status and its future. IEEE Trans. Comput. 33, 1160\u20131179 (1984)"},{"key":"1235_CR14","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1007\/s00034-013-9672-6","volume":"33","author":"P Keshavarzian","year":"2014","unstructured":"P. Keshavarzian, R. Sarikhani, A novel CNTFET-based ternary full adder. Circuits Syst. Signal Process. 33, 665\u2013679 (2014)","journal-title":"Circuits Syst. Signal Process."},{"issue":"5","key":"1235_CR15","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4(5), 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1235_CR16","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1235_CR17","doi-asserted-by":"publisher","first-page":"875","DOI":"10.1007\/s00034-015-0084-7","volume":"35","author":"MS Mastoori","year":"2016","unstructured":"M.S. Mastoori, F. Razaghian, A novel energy-efficient ternary successor and predecessor using CNTFET. Circuits Syst. Signal Process. 35, 875\u2013895 (2016)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"1235_CR18","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","volume":"1","author":"PL McEuen","year":"2002","unstructured":"P.L. McEuen, M.S. Fuhrer, H. Park, Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1(1), 78\u201385 (2002)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1235_CR19","doi-asserted-by":"publisher","DOI":"10.1007\/s13204-013-0206-0","author":"M Mishra","year":"2014","unstructured":"M. Mishra, S.H. Akashe, High performance, low power 200\u00a0Gb\/s 4:1 MUX with TGLin 45\u00a0nm technology. Appl. Nanosci. (2014). \nhttps:\/\/doi.org\/10.1007\/s13204-013-0206-0","journal-title":"Appl. Nanosci."},{"key":"1235_CR20","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/TC.1986.1676738","volume":"35","author":"M Mukaidono","year":"1986","unstructured":"M. Mukaidono, Regular ternary logic functions suitable for treating ambiguity. IEEE Trans. Comput. 35, 179\u2013183 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"1235_CR21","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1016\/j.aeue.2019.07.008","volume":"109","author":"K Rahbari","year":"2019","unstructured":"K. Rahbari, S.A. Hosseini, Novel ternary D-Flip-Flap-Flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107\u2013120 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"11","key":"1235_CR22","doi-asserted-by":"publisher","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. I, Reg. Pap. 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"key":"1235_CR23","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01039-8","author":"E Roosta","year":"2019","unstructured":"E. Roosta, S.A. Hosseini, Anovel multiplexer-based quaternary full adder in nanoelectronics. Circuits Syst. Signal Process. (2019). \nhttps:\/\/doi.org\/10.1007\/s00034-019-01039-8","journal-title":"Circuits Syst. Signal Process."},{"issue":"6","key":"1235_CR24","doi-asserted-by":"publisher","first-page":"2544","DOI":"10.1007\/s00034-018-0977-3","volume":"38","author":"M Shahangian","year":"2019","unstructured":"M. Shahangian, S.A. Hosseini, S.H. Pishgar Komleh, Design of a multi-digit binary-to-ternary converter based on CNTFETs. Circuit Syst. Signal Process. 38(6), 2544\u20132563 (2019)","journal-title":"Circuit Syst. Signal Process."},{"key":"1235_CR25","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. Int. J. Electron. Commun. 93, 191\u2013207 (2018)","journal-title":"Int. J. Electron. Commun."},{"issue":"3","key":"1235_CR26","doi-asserted-by":"publisher","first-page":"19","DOI":"10.5815\/ijmecs.2015.03.03","volume":"7","author":"F Sharifi","year":"2015","unstructured":"F. Sharifi, M.H. Moaiyeri, K. Navi, A novel quaternary full adder cell based on nanotechnology. Mod. Educ. Comput. Sci. 7(3), 19\u201325 (2015)","journal-title":"Mod. Educ. Comput. Sci."},{"issue":"3","key":"1235_CR27","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1109\/TNANO.2013.2251350","volume":"12","author":"K Sridharan","year":"2013","unstructured":"K. Sridharan, S. Gurindagunta, V. Pudi, Efficient multiternary digit adder design in CNTFET technology. IEEE Trans. Nanotechnol. 12(3), 283\u2013287 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1235_CR28","first-page":"753","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"B. Srinivasu, K. Sridharan, Low complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. 63, 753\u2013757 (2016)","journal-title":"IEEE Trans."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01235-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01235-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01235-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,12]],"date-time":"2020-08-12T23:30:30Z","timestamp":1597275030000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01235-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,14]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["1235"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01235-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,8,14]]},"assertion":[{"value":"12 December 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 August 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 August 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}