{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T17:29:07Z","timestamp":1771694947470,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T00:00:00Z","timestamp":1571097600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T00:00:00Z","timestamp":1571097600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1007\/s00034-019-01284-x","type":"journal-article","created":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T20:17:08Z","timestamp":1571170628000},"page":"2307-2327","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Foreground Self-calibration Technique for High-Resolution Switched-Current R-2R Digital-to-Analog Converters"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7897-9699","authenticated-orcid":false,"given":"Arash","family":"Esmaili","sequence":"first","affiliation":[]},{"given":"Hadiseh","family":"Babazadeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,10,15]]},"reference":[{"key":"1284_CR1","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1109\/TCSI.2016.2613938","volume":"64","author":"PD Aluthwala","year":"2017","unstructured":"P.D. Aluthwala, N. Weste, A. Adams, T. Lehmann, S. Parameswaran, Partial dynamic element matching technique for digital-to-analog converters used for digital harmonic-cancelling sine-wave synthesis. IEEE Trans. Circuits Syst. I Regul. Pap. 64, 296\u2013309 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1284_CR2","unstructured":"E. Ansari, D.D. Wentzloff, A 5\u00a0mW 250\u00a0MS\/s 12-bit synthesized digital to analog converter, in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, San Jose, CA (2014), pp. 1\u20134"},{"key":"1284_CR3","doi-asserted-by":"publisher","first-page":"1199","DOI":"10.1109\/TCS.1985.1085641","volume":"32","author":"RVV Bapeswara","year":"1985","unstructured":"R.V.V. Bapeswara, R.K. Sankara, Equivalent circuit for a multiplying D\/A converter. IEEE Trans. Circuits Syst. 32, 1199\u20131200 (1985)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1284_CR4","doi-asserted-by":"publisher","first-page":"1959","DOI":"10.1109\/4.735536","volume":"33","author":"J Bastos","year":"1998","unstructured":"J. Bastos, A.M. Marques, M.S.J. Steyaert, W. Sansen, A 12-bit intrinsic accuracy high-speed CMOS DAC. IEEE J. Solid-State Circuits 33, 1959\u20131969 (1998)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR5","unstructured":"M. Byrne, Implement infinite sample-and-hold circuits Using analog input\/output ports, in Analog Devices: Application Note AN-248"},{"key":"1284_CR6","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1109\/TCSI.2016.2614231","volume":"64","author":"PS Crovetti","year":"2017","unstructured":"P.S. Crovetti, All-digital high resolution D\/A conversion by dyadic digital pulse modulation. IEEE Trans. Circuits Syst. I Regul. Pap. 64, 573\u2013584 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1284_CR7","unstructured":"K. Doris, J. Briaire, D. Leenaerts, M. Vertreg, D. van Roermund, A 12b 500MS, s DAC with $${>}$$70\u00a0dB SFDR up to 120\u00a0MHz in $$0.18\\,\\mu {{\\rm m}}$$ CMOS, ISSCC, in IEEE International Digest of Technical Papers. Solid-State Circuits Conference, San Francisco, CA, vol. 1 (2005), pp. 116\u2013588"},{"key":"1284_CR8","unstructured":"A.A. Eielsen, A.J. Fleming, Improving DAC resolution in closed-loop control of precision mechatronic systems using dithering, in IEEE 55th Conference on Decision and Control (CDC), (2016), pp. 855\u2013861"},{"key":"1284_CR9","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TCS.1983.1085332","volume":"30","author":"ED Erb","year":"1983","unstructured":"E.D. Erb, G.M. Wierzba, Expression for the output resistance of a switched R-2R ladder network. IEEE Trans. Circuits Syst. 30, 167\u2013169 (1983)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1284_CR10","doi-asserted-by":"publisher","first-page":"1038","DOI":"10.1109\/JSSC.2005.845972","volume":"40","author":"CR Grace","year":"2005","unstructured":"C.R. Grace, P.J. Hurst, S.H. Lewis, A 12-bit 80-MSample\/s pipelined ADC with bootstrapped digital calibration. IEEE J. Solid-State Circuits 40, 1038\u20131046 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR11","unstructured":"D.S. Karadimas, D.N. Mavridis, K.A. Efstathiou, A digitally calibrated R-2R ladder architecture for high performance digital-to-analog converters, in IEEE International Symposium on Circuits and Systems (2006), pp. 4779\u20134782"},{"key":"1284_CR12","unstructured":"C.H. Lin, F.M.I. Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, K. Bult, A 12b 2.9 GS, s DAC with IM3 $$\\ll - 60$$ dBc beyond 1\u00a0GHz in 65\u00a0nm CMOS, in IEEE International Solid-State Circuits Conference-Digest of Technical Papers, San Francisco, CA, (2009), pp. 74\u201375"},{"key":"1284_CR13","unstructured":"W.T. Lin, T.H. Kuo, A 12b 1.6\u00a0GS\/s 40\u00a0mW DAC in 40\u00a0nm CMOS with $$>$$\u00a070\u00a0dB SFDR over entire Nyquist bandwidth, in IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA (2013), pp. 474\u2013475"},{"key":"1284_CR14","doi-asserted-by":"publisher","first-page":"708","DOI":"10.1109\/JSSC.2014.2301769","volume":"49","author":"WT Lin","year":"2014","unstructured":"W.T. Lin, H.Y. Huang, T.H. Kuo, A 12-bit 40 nm DAC achieving SFDR $$>$$ 70\u00a0dB at 1.6\u00a0GS\/s and IMD $$< -61\\,{{\\rm dB}}$$ at 2.8\u00a0GS\/s with DEMDRZ technique. IEEE J. Solid-State Circuits 49, 708\u2013717 (2014)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR15","doi-asserted-by":"publisher","first-page":"2157","DOI":"10.1109\/TCSI.2008.920152","volume":"55","author":"D Marche","year":"2008","unstructured":"D. Marche, Y. Savaria, Y. Gagnon, Laser fine-tuneable deep-submicrometer CMOS 14-bit DAC. IEEE Trans. Circuits Syst. 55, 2157\u20132165 (2008)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"57","key":"1284_CR16","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/TCSI.2009.2019396","volume":"I","author":"D Marche","year":"2010","unstructured":"D. Marche, Y. Savaria, Modeling R-2R segmented-ladder DACs. IEEE Trans. Circuits Syst. I(57), 31\u201343 (2010)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"56","key":"1284_CR17","doi-asserted-by":"publisher","first-page":"1115","DOI":"10.1109\/TCSI.2008.2008510","volume":"I","author":"D Marche","year":"2009","unstructured":"D. Marche, Y. Savaria, Y. Gagnon, An improved switch compensation technique for inverted R-2R ladder DACs. IEEE Trans. Circuits Syst. I(56), 1115\u20131124 (2009)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1284_CR18","unstructured":"M.S. Mehrjoo, J.F. Buckwalter, A 10-b, 300-MS\/s power DAC with 6-Vpp differential swing, in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Seattle, WA, (2013), pp. 163\u2013166"},{"key":"1284_CR19","unstructured":"B. Murmann, Digitally assisted analog circuits, in IEEE Hot Chips XVII Symposium (HCS), vol. 26 (2006), pp. 38\u201347"},{"key":"1284_CR20","unstructured":"S. Pavan, N. Krishnapura, R. Pandarianathan, P. Sankar, A 90 $$\\mu $$W 15-bit $${\\Delta } {\\varSigma }$$ ADC for digital audio, in ESSCIRC 2007\u201433rd European Solid-State Circuits Conference, Munich (2007), pp. 198\u2013201"},{"issue":"5","key":"1284_CR21","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"MJM Pelgrom","year":"1989","unstructured":"M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, Matching properties of MOS transistors. IEEE J. Solid-State Circuits 24(5), 1433\u20131439 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR22","doi-asserted-by":"publisher","first-page":"499","DOI":"10.1109\/JSSC.1978.1051084","volume":"13","author":"R Poujois","year":"1978","unstructured":"R. Poujois, J. Borel, A low drift fully integrated MOSFET operational amplifier. IEEE J. Solid-State Circuits 13, 499\u2013503 (1978)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR23","doi-asserted-by":"publisher","first-page":"1743","DOI":"10.1109\/TVLSI.2011.2161679","volume":"20","author":"MH Shen","year":"2012","unstructured":"M.H. Shen, P.C. Huang, A low cost calibrated DAC for high-resolution video display system. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20, 1743\u20131747 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1284_CR24","unstructured":"Y. Tang, J. Briarie, K. Doris, R. van Veldhoven, P.C.W. van Beek, H.J.A. Hegt, A.H.M. Roermund, A 14b 200MS\/s DAC with SFDR $${>}$$ 78\u00a0dBc, IM3 $${<} -83\\,{\\rm dBc}$$ and NSD $${<} -163\\,{\\rm dBm\/Hz}$$ across the whole Nyquist band enabled by dynamic-mismatch mapping, in Symposium on VLSI Circuits, Honolulu, HI (2010), pp. 151\u2013152"},{"key":"1284_CR25","doi-asserted-by":"publisher","first-page":"2845","DOI":"10.1109\/JSSC.2011.2164302","volume":"46","author":"WH Tseng","year":"2011","unstructured":"W.H. Tseng, W.C. Fan, J.T. Wu, A 12b 1.25 GS\/s DAC in 90nm CMOS with $$> 70\\,{\\rm dB}$$ SFDR up to 500\u00a0MHz. IEEE J. Solid-State Circuits 46, 2845\u20132856 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1284_CR26","doi-asserted-by":"publisher","first-page":"1781","DOI":"10.1109\/19.982980","volume":"50","author":"L Wang","year":"2001","unstructured":"L. Wang, Y. Fukatsu, K. Watanabe, Characterization of current-mode CMOS R-2R ladder digital-to-analog converters. IEEE Trans. Instrum. Meas. 50, 1781\u20131786 (2001)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"1284_CR27","unstructured":"K. Wu, L. Du, S. Wu, G. He, N. Ning, Q. Yu, Y. Liu, A fast successive approximation calibration technique with bypass window in DACs, in IEEE International Nanoelectronics Conference (INEC), Chengdu (2016), pp. 1\u20132"},{"key":"1284_CR28","unstructured":"C. Zhang, Z. Li, C. Lv, J. Zhao,D. Wang, Y. Xu, Y. Guo, A 10-bit 100 MS\/s CMOS current-steering DAC, in IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB) (2016), pp. 1\u20134"},{"key":"1284_CR29","doi-asserted-by":"publisher","first-page":"925","DOI":"10.1049\/el:19800660","volume":"16","author":"J Zurada","year":"1980","unstructured":"J. Zurada, K. Goodman, Equivalent circuit of multiplying DAC using R-2R ladder network. Electron. Lett. 16, 925\u2013927 (1980)","journal-title":"Electron. Lett."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01284-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01284-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01284-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T23:15:44Z","timestamp":1602630944000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01284-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,15]]},"references-count":29,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,5]]}},"alternative-id":["1284"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01284-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,15]]},"assertion":[{"value":"10 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 October 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 October 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 October 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}