{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:26Z","timestamp":1740135746543,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T00:00:00Z","timestamp":1573776000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T00:00:00Z","timestamp":1573776000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1007\/s00034-019-01309-5","type":"journal-article","created":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T07:01:53Z","timestamp":1573801313000},"page":"2841-2859","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["NVLCFF: An Energy-Efficient Magnetic Nonvolatile Level Converter Flip-Flop for Ultra-Low-Power Design"],"prefix":"10.1007","volume":"39","author":[{"given":"Mehrdad","family":"Morsali","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9711-7923","authenticated-orcid":false,"given":"Mohammad Hossein","family":"Moaiyeri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,15]]},"reference":[{"key":"1309_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.aeue.2019.152859","volume":"110","author":"M Ahmadinejad","year":"2019","unstructured":"M. Ahmadinejad, M.H. Moaiyeri, F. Sabetzadeh, Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU Int. J. Electron. Commun. 110, 1\u201311 (2019). https:\/\/doi.org\/10.1016\/j.aeue.2019.152859","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1309_CR2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886","author":"S Angizi","year":"2019","unstructured":"S. Angizi, Z. He, A. Awad, D. Fan, MRIMA: an MRAM-based in-memory accelerator. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2019). https:\/\/doi.org\/10.1109\/TCAD.2019.2907886","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"9","key":"1309_CR3","doi-asserted-by":"publisher","first-page":"1788","DOI":"10.1109\/TCAD.2017.2774291","volume":"37","author":"S Angizi","year":"2017","unstructured":"S. Angizi, Z. He, N. Bagherzadeh, D. Fan, Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(9), 1788\u20131801 (2017). https:\/\/doi.org\/10.1109\/TCAD.2017.2774291","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1309_CR4","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"L.T. Clark, V. Vashishtha, L. Shifren, A. Gujja, S. Sinha, B. Cline, C. Ramamurthy, G. Yeric, ASAP7: a 7-nm finFET predictive process design kit. Microelectron. J. 53, 105\u2013115 (2016). https:\/\/doi.org\/10.1016\/j.mejo.2016.04.006","journal-title":"Microelectron. J."},{"key":"1309_CR5","doi-asserted-by":"publisher","unstructured":"E. Deng, Y. Wang, Z. Wang, J.-O. Klein, B. Dieny, G. Prenat, W. Zhao, Robust magnetic full-adder with voltage sensing 2T\/2MTJ cell, in Proceedings of 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415). Boston, MA, pp 27\u201332 (2015). https:\/\/doi.org\/10.1109\/NANOARCH.2015.7180582","DOI":"10.1109\/NANOARCH.2015.7180582"},{"issue":"4","key":"1309_CR6","doi-asserted-by":"publisher","first-page":"878","DOI":"10.1109\/TED.2011.2182053","volume":"59","author":"R Dorrance","year":"2012","unstructured":"R. Dorrance, F. Ren, Y. Toriyama, A.A. Hafez, C.-K.K. Yang, D. Markovic, Scalability and design-space analysis of a 1 T-1 MTJ memory cell for STT-RAMs. IEEE Trans. Electron Devices 59(4), 878\u2013887 (2012). https:\/\/doi.org\/10.1109\/TED.2011.2182053","journal-title":"IEEE Trans. Electron Devices"},{"key":"1309_CR7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2326858","author":"X Fong","year":"2014","unstructured":"X. Fong, R. Venkatesan, A. Raghunathan, K. Roy, Nonvolatile complementary polarizer spin-transfer torque on-chip caches: a device\/circuit\/systems perspective. IEEE Trans. Magn. (2014). https:\/\/doi.org\/10.1109\/TMAG.2014.2326858","journal-title":"IEEE Trans. Magn."},{"key":"1309_CR8","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/978-1-4614-4078-9_11","volume-title":"Circuit Design for Reliability","author":"SK Gupta","year":"2015","unstructured":"S.K. Gupta, K. Roy, Low power robust FinFET-based SRAM design in scaled technologies, in Circuit Design for Reliability, ed. by R. Reis, Y. Cao, G. Wirth (Springer, New York, 2015), pp. 223\u2013253. https:\/\/doi.org\/10.1007\/978-1-4614-4078-9_11"},{"issue":"2","key":"1309_CR9","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/TVLSI.2003.821548","volume":"12","author":"F Ishihara","year":"2004","unstructured":"F. Ishihara, F. Sheikh, B. Nikolic, Level conversion for dual-supply systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 185\u2013195 (2004). https:\/\/doi.org\/10.1109\/TVLSI.2003.821548","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1309_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LMAG.2018.2829676","volume":"9","author":"A Jaiswal","year":"2018","unstructured":"A. Jaiswal, R. Andrawis, K. Roy, Area-efficient nonvolatile flip-flop based on spin Hall effect. IEEE Magn. Lett. 9, 1\u20134 (2018). https:\/\/doi.org\/10.1109\/LMAG.2018.2829676","journal-title":"IEEE Magn. Lett."},{"issue":"12","key":"1309_CR11","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/TCSII.2015.2468931","volume":"62","author":"M Kazemi","year":"2015","unstructured":"M. Kazemi, E. Ipek, E.G. Friedman, Energy efficient nonvolatile flip flop with subnanosecond data backup time for fine grain power gating. IEEE Trans. Circuits Syst. II Express Briefs 62(12), 1154\u20131158 (2015). https:\/\/doi.org\/10.1109\/TCSII.2015.2468931","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"4","key":"1309_CR12","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/LED.2014.2304683","volume":"35","author":"KW Kwon","year":"2014","unstructured":"K.W. Kwon, S.H. Choday, Y. Kim, X. Fong, S.P. Park, K. Roy, SHE-NVFF: spin Hall effect based nonvolatile flip-flop for power gating architecture. IEEE Electron. Device Lett. 35(4), 488\u2013490 (2014). https:\/\/doi.org\/10.1109\/LED.2014.2304683","journal-title":"IEEE Electron. Device Lett."},{"issue":"1","key":"1309_CR13","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/TCSII.2016.2538724","volume":"64","author":"M Lanuzza","year":"2017","unstructured":"M. Lanuzza, F. Crupi, S. Rao, R. De Rose, S. Strangio, G. Iannaccone, An ultra-low voltage energy efficient level shifter. IEEE Trans. Circuits Syst. II Express Briefs 64(1), 61\u201365 (2017). https:\/\/doi.org\/10.1109\/TCSII.2016.2538724","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5","key":"1309_CR14","doi-asserted-by":"publisher","first-page":"1164","DOI":"10.1109\/TCSI.2016.2633430","volume":"64","author":"E Maghsoudloo","year":"2017","unstructured":"E. Maghsoudloo, M. Rezaei, M. Sawan, B. Gosselin, A high-speed and ultra low-power subthreshold signal level shifter. IEEE Trans. Circuits Syst. I Regul. Pap. 64(5), 1164\u20131172 (2017). https:\/\/doi.org\/10.1109\/TCSI.2016.2633430","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"1309_CR15","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1007\/s00034-011-9344-3","volume":"31","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, R. Chavoshisani, A. Jalali, K. Navi, O. Hashemipour, High-performance mixed-mode universal min-max circuits for nanotechnology. Circuits Syst. Signal Process. 31(2), 465\u2013488 (2012). https:\/\/doi.org\/10.1007\/s00034-011-9344-3","journal-title":"Circuits Syst. Signal Process."},{"issue":"8","key":"1309_CR16","doi-asserted-by":"publisher","first-page":"1550124","DOI":"10.1142\/S0218126615501248","volume":"24","author":"M Moghaddam","year":"2015","unstructured":"M. Moghaddam, M.H. Moaiyeri, M. Eshghi, A. Jalali, A low-power multiplier using an efficient single-supply voltage level converter. J. Circuits Syst. Comput. 24(8), 1550124 (2015). https:\/\/doi.org\/10.1142\/S0218126615501248","journal-title":"J. Circuits Syst. Comput."},{"issue":"5","key":"1309_CR17","doi-asserted-by":"publisher","first-page":"1437","DOI":"10.1007\/s00034-015-0119-0","volume":"35","author":"M Moghaddam","year":"2016","unstructured":"M. Moghaddam, S. Timarchi, M.H. Moaiyeri, M. Eshghi, An ultra-low-power 9T SRAM cell based on threshold voltage techniques. Circuits Syst Signal Process 35(5), 1437\u20131455 (2016). https:\/\/doi.org\/10.1007\/s00034-015-0119-0","journal-title":"Circuits Syst Signal Process"},{"issue":"2","key":"1309_CR18","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1109\/TNANO.2018.2792782","volume":"17","author":"R Rajaei","year":"2018","unstructured":"R. Rajaei, A. Gholipour, Low power, reliable, and nonvolatile MSRAM cell for facilitating power gating and nonvolatile dynamically reconfiguration. IEEE Trans. Nanotechnol. 17(2), 261\u2013267 (2018). https:\/\/doi.org\/10.1109\/TNANO.2018.2792782","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"1309_CR19","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1109\/TNANO.2019.2918198","volume":"18","author":"F Razi","year":"2019","unstructured":"F. Razi, M.H. Moaiyeri, R. Rajaei, S. Mohammadi, A variation-aware ternary spin-hall assisted STT-RAM based on Hybrid MTJ\/GAA-CNTFET logic. IEEE Trans. Nanotechnol. 18(1), 598\u2013605 (2019). https:\/\/doi.org\/10.1109\/TNANO.2019.2918198","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"3","key":"1309_CR20","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TCAD.2010.2097310","volume":"30","author":"M Rostami","year":"2011","unstructured":"M. Rostami, K. Mohanram, Dual-Vth independent-gate FinFETs for low power logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3), 337\u2013349 (2011). https:\/\/doi.org\/10.1109\/TCAD.2010.2097310","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"1309_CR21","doi-asserted-by":"publisher","first-page":"4200","DOI":"10.1109\/TCSI.2019.2918241","volume":"66","author":"F Sabetzadeh","year":"2019","unstructured":"F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200\u20134208 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2918241","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"1309_CR22","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1007\/s10825-019-01327-1","volume":"18","author":"S Sayyah Ensan","year":"2019","unstructured":"S. Sayyah Ensan, M.H. Moaiyeri, B. Ebrahimi, S. Hessabi, A. Afzali-Kusha, A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology. J. Comput. Electron. 18(2), 519\u2013526 (2019). https:\/\/doi.org\/10.1007\/s10825-019-01327-1","journal-title":"J. Comput. Electron."},{"key":"1309_CR23","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1016\/j.aeue.2018.12.015","volume":"99","author":"S Sayyah Ensan","year":"2019","unstructured":"S. Sayyah Ensan, M.H. Moaiyeri, M. Moghaddam, S. Hessabi, A low-power single-ended SRAM in FinFET technology. AEU Int. J. Electron. Commun. 99, 361\u2013368 (2019). https:\/\/doi.org\/10.1016\/j.aeue.2018.12.015","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"4","key":"1309_CR24","doi-asserted-by":"publisher","first-page":"1573","DOI":"10.1109\/TVLSI.2016.2631981","volume":"25","author":"Y Seo","year":"2017","unstructured":"Y. Seo, X. Fong, K. Roy, Fast and disturb-free nonvolatile flip-flop using complementary polarizer MTJ. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1573\u20131577 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2016.2631981","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1309_CR25","doi-asserted-by":"publisher","unstructured":"A. Shafaei, Y. Wang, M. Pedram, Low write-energy STT-MRAMs using FinFET-based access transistors, in 2014 IEEE 32nd International Conference on Computer Design (ICCD). 19\u201322 Oct. 2014, pp. 374\u2013379. https:\/\/doi.org\/10.1109\/ICCD.2014.6974708","DOI":"10.1109\/ICCD.2014.6974708"},{"issue":"2","key":"1309_CR26","doi-asserted-by":"publisher","first-page":"774","DOI":"10.1109\/TVLSI.2015.2409051","volume":"24","author":"A Shapiro","year":"2016","unstructured":"A. Shapiro, E.G. Friedman, Power efficient level shifter for 16\u00a0nm FinFET near threshold circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(2), 774\u2013778 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2409051","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"1309_CR27","doi-asserted-by":"publisher","first-page":"691","DOI":"10.1080\/00207217.2018.1545930","volume":"106","author":"S Shirinabadi Farahani","year":"2019","unstructured":"S. Shirinabadi Farahani, M.R. Reshadinezhad, A new twelve-transistor approximate 4:2 compressor in CNTFET technology. Int. J. Electron. 106(5), 691\u2013706 (2019). https:\/\/doi.org\/10.1080\/00207217.2018.1545930","journal-title":"Int. J. Electron."},{"key":"1309_CR28","doi-asserted-by":"publisher","unstructured":"S. Sinha S, B. Cline, G. Yeric, V. Chandra, Y. Cao, Design benchmarking to 7\u00a0nm with FinFET predictive technology models, in 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design. 30 Jul\u201301 Aug. 2012, pp. 15\u201320. https:\/\/doi.org\/10.1145\/2333660.2333666","DOI":"10.1145\/2333660.2333666"},{"key":"1309_CR29","doi-asserted-by":"publisher","first-page":"110980","DOI":"10.1016\/j.mee.2019.110980","volume":"215","author":"H Taheri Tari","year":"2019","unstructured":"H. Taheri Tari, A. Dabaghi Zarandi, M. Reza Reshadinezhad, Design of a high performance CNTFET-based full adder cell applicable in: carry ripple, carry select and carry skip adders. Microelectron. Eng. 215, 110980 (2019). https:\/\/doi.org\/10.1016\/j.mee.2019.110980","journal-title":"Microelectron. Eng."},{"issue":"11","key":"1309_CR30","doi-asserted-by":"publisher","first-page":"4921","DOI":"10.1007\/s00034-019-01108-y","volume":"38","author":"A Udhayakumar","year":"2019","unstructured":"A. Udhayakumar, S. Padma, Low power magnetic non-volatile flip-flops with self-time logical writing for high-end processors. Circuits Syst. Signal Process. 38(11), 4921\u20134932 (2019). https:\/\/doi.org\/10.1007\/s00034-019-01108-y","journal-title":"Circuits Syst. Signal Process."},{"key":"1309_CR31","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001","author":"Z Wang","year":"2015","unstructured":"Z. Wang, W. Zhao, E. Deng, J.O. Klein, C. Chappert, Perpendicular-anisotropy magnetic tunnel junction switched by Spin-Hall-assisted spin-transfer torque. J. Phys. D Appl. Phys. (2015). https:\/\/doi.org\/10.1088\/0022-3727\/48\/6\/065001","journal-title":"J. Phys. D Appl. Phys."},{"issue":"6","key":"1309_CR32","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1002\/pssr.201510097","volume":"9","author":"Z Wang","year":"2015","unstructured":"Z. Wang, W. Zhao, E. Deng, Y. Zhang, J.O. Klien, Magnetic non-volatile flip-flop with spin-Hall assistance. Phys Status Solidi (RRL) Rapid Res Let. 9(6), 375\u2013378 (2015). https:\/\/doi.org\/10.1002\/pssr.201510097","journal-title":"Phys Status Solidi (RRL) Rapid Res Let."},{"issue":"4","key":"1309_CR33","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1109\/TMSCS.2015.2509960","volume":"1","author":"C Xu","year":"2015","unstructured":"C. Xu, Y. Zheng, D. Niu, X. Zhu, S.H. Kang, Y. Xie, Impact of write pulse and process variation on 22\u00a0nm FinFET-based STT-RAM design: a device-architecture co-optimization approach. IEEE Trans. Multi-Scale Comput. Syst. 1(4), 195\u2013206 (2015). https:\/\/doi.org\/10.1109\/TMSCS.2015.2509960","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"issue":"3","key":"1309_CR34","doi-asserted-by":"publisher","first-page":"819","DOI":"10.1109\/TED.2011.2178416","volume":"59","author":"Y Zhang","year":"2012","unstructured":"Y. Zhang, W. Zhao, Y. Lakys, J.O. Klein, J.V. Kim, D. Ravelosona, C. Chappert, Compact modeling of perpendicular-anisotropy CoFeB\/MgO magnetic tunnel junctions. IEEE Trans. Electron Devices 59(3), 819\u2013826 (2012). https:\/\/doi.org\/10.1109\/TED.2011.2178416","journal-title":"IEEE Trans. Electron Devices"},{"key":"1309_CR35","doi-asserted-by":"publisher","unstructured":"Y. Zhang, X. Wang, Y. Chen, STT-RAM cell design optimization for persistent and non persistent error rate reduction: a statistical design view, in Proceedings of the International Conference on Computer-Aided Design. San Jose, CA, pp. 471\u2013477 (2011). https:\/\/doi.org\/10.1109\/ICCAD.2011.6105370","DOI":"10.1109\/ICCAD.2011.6105370"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01309-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01309-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01309-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,14]],"date-time":"2020-11-14T00:30:00Z","timestamp":1605313800000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01309-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,15]]},"references-count":35,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,6]]}},"alternative-id":["1309"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01309-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,11,15]]},"assertion":[{"value":"24 July 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 November 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 November 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}