{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:30:15Z","timestamp":1773156615798,"version":"3.50.1"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2019,12,3]],"date-time":"2019-12-03T00:00:00Z","timestamp":1575331200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,12,3]],"date-time":"2019-12-03T00:00:00Z","timestamp":1575331200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s00034-019-01318-4","type":"journal-article","created":{"date-parts":[[2019,12,3]],"date-time":"2019-12-03T13:02:57Z","timestamp":1575378177000},"page":"3265-3288","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":42,"title":["Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3314-5276","authenticated-orcid":false,"given":"Trapti","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Laxmi","family":"Kumre","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,3]]},"reference":[{"issue":"5","key":"1318_CR1","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","volume":"19","author":"PC Balla","year":"1984","unstructured":"P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid State Circuits 19(5), 739\u2013749 (1984)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1318_CR2","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1166\/jno.2017.1978","volume":"12","author":"NH Bastani","year":"2017","unstructured":"N.H. Bastani, M.H. Moaiyeri, K. Navi, Carbon nanotube field effect transistor switching logic for designing efficient ternary arithmetic circuits. J. Nanoelectron. Optoelectron. 12(2), 118\u2013129 (2017)","journal-title":"J. Nanoelectron. Optoelectron."},{"issue":"12","key":"1318_CR3","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part I: model of the intrinsic channel region. IEEE Trans. Electron Device 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"1318_CR4","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Device 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Device"},{"key":"1318_CR5","unstructured":"A. Dhande, V. Ingole, Design and implementation of 2 bit ternary ALU slice, in Proceedings of the International Conference IEEE-Science of Electronic, Technologies of Information Telecommunications, pp. 17\u201321 (2005)"},{"key":"1318_CR6","unstructured":"E. Dubrova, Multiple-valued logic in VLSI: challenges and opportunities, in Proceedings of Norchip, pp. 340\u2013350 (1999)"},{"issue":"2","key":"1318_CR7","first-page":"291","volume":"2","author":"SA Ebrahimi","year":"2012","unstructured":"S.A. Ebrahimi, P. Keshavarzian, S. Sorouri, Low power CNTFET-based ternary full adder cell for nanoelectronics. Int. J. Soft Comput. 2(2), 291\u2013295 (2012)","journal-title":"Int. J. Soft Comput."},{"issue":"6","key":"1318_CR8","doi-asserted-by":"publisher","first-page":"1259","DOI":"10.1109\/TNANO.2018.2871841","volume":"17","author":"G Hills","year":"2018","unstructured":"G. Hills et al., Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI. IEEE Trans. Nanotechnol. 17(6), 1259\u20131269 (2018)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"1318_CR9","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1049\/iet-cds.2015.0264","volume":"10","author":"F Jafarzadehpour","year":"2016","unstructured":"F. Jafarzadehpour, P. Keshavarzian, Low-power consumption ternary full adder based on CNTFET. IET Circuits Devices Syst. 10(5), 365\u2013374 (2016)","journal-title":"IET Circuits Devices Syst."},{"issue":"1","key":"1318_CR10","first-page":"107","volume":"16","author":"MR Khezeli","year":"2017","unstructured":"M.R. Khezeli, M.H. Moaiyeri, A. Jalali, Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with cu interconnects. IEEE Trans. Nanotechnol. 16(1), 107\u2013117 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"1318_CR11","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4(5), 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1318_CR12","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"1318_CR13","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5(4), 285\u2013296 (2011)","journal-title":"IET Circuits Devices Syst."},{"issue":"9","key":"1318_CR14","doi-asserted-by":"publisher","first-page":"1244","DOI":"10.1080\/00207217.2013.828191","volume":"101","author":"SL Murotiya","year":"2014","unstructured":"S.L. Murotiya, A. Gupta, Design of CNTFET based 2-bit ternary ALU for nano-electronics. Int. J. Electron. 101(9), 1244\u20131257 (2014)","journal-title":"Int. J. Electron."},{"issue":"5","key":"1318_CR15","first-page":"913","volume":"103","author":"SL Murotiya","year":"2016","unstructured":"S.L. Murotiya, A. Gupta, Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology. Int. J. Electron. 103(5), 913\u2013927 (2016)","journal-title":"Int. J. Electron."},{"key":"1318_CR16","doi-asserted-by":"crossref","unstructured":"A. Naeemi, R. Sarvari, J. D. Meindl, On-chip interconnect networks at the end of the roadmap: limits and nanotechnology opportunities, in Proceedings of the International Interconnect Technology Conference, pp. 201\u2013203 (2006)","DOI":"10.1109\/IITC.2006.1648693"},{"issue":"9","key":"1318_CR17","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1016\/j.mattod.2014.07.008","volume":"17","author":"LM Peng","year":"2014","unstructured":"L.M. Peng, Z. Zhang, S. Wang, Carbon nanotube electronics: recent advances. Mater. Today 17(9), 433\u2013442 (2014)","journal-title":"Mater. Today"},{"key":"1318_CR18","unstructured":"V. Prasad, A. Banerjee, D. Das, Design of ternary logic circuits using CNTFET. in International Symposium on Devices, Circuits and Systems (ISDCS) (IEEE, 2018), pp. 1\u20136"},{"issue":"11","key":"1318_CR19","doi-asserted-by":"publisher","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"03","key":"1318_CR20","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1109\/TNANO.2017.2649548","volume":"16","author":"SK Sahoo","year":"2017","unstructured":"S.K. Sahoo, G. Akhilesh, R. Sahoo, M. Muglikar, High performance ternary adder using CNTFET. IEEE Trans. Nanotechnol. 16(03), 368\u2013374 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"10","key":"1318_CR21","doi-asserted-by":"publisher","first-page":"4640","DOI":"10.1007\/s00034-019-01070-9","volume":"38","author":"T Sharma","year":"2019","unstructured":"T. Sharma, L. Kumre, CNTFET-based design of ternary arithmetic modules. Circuits Syst. Signal Process. 38(10), 4640\u20134666 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"74","key":"1318_CR22","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1038\/nature22994","volume":"547","author":"MM Shulaker","year":"2017","unstructured":"M.M. Shulaker et al., Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547(74), 74\u201378 (2017)","journal-title":"Nature"},{"key":"1318_CR23","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1038\/nature12502","volume":"501","author":"M Shulaker","year":"2013","unstructured":"M. Shulaker, G. Hills, N. Patil, H. Wei, H.Y. Chen, H.S. Wong, S. Mitra, Carbon nano tube computer. Nature 501, 526\u2013535 (2013)","journal-title":"Nature"},{"issue":"6","key":"1318_CR24","doi-asserted-by":"publisher","first-page":"4875","DOI":"10.1007\/s13369-014-1147-y","volume":"39","author":"V Sridevi","year":"2014","unstructured":"V. Sridevi, T. Jayanthy, Minimization of CNTFET ternary combinational circuits using negation of literals technique. Arab. J. Sci. Eng. 39(6), 4875\u20134890 (2014)","journal-title":"Arab. J. Sci. Eng."},{"issue":"8","key":"1318_CR25","doi-asserted-by":"publisher","first-page":"753","DOI":"10.1109\/TCSII.2016.2531100","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"B. Srinivasu, K. Sridharan, Low-complexity multi-ternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. 63(8), 753\u2013757 (2016)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"4","key":"1318_CR26","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1049\/iet-cds.2016.0013","volume":"11","author":"B Srinivasu","year":"2017","unstructured":"B. Srinivasu, K. Sridharan, Carbon nanotube FET-based low-delay and low-power multi-digit adder designs. IET Circuits Devices Syst. 11(4), 352\u2013384 (2017)","journal-title":"IET Circuits Devices Syst."},{"issue":"5","key":"1318_CR27","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1049\/iet-cds.2016.0443","volume":"11","author":"S Tabrizchi","year":"2017","unstructured":"S. Tabrizchi, A. Panahi, F. Shari, K. Navi, N. Bagherzadeh, Method for designing ternary adder cells. IET Circuits Devices Syst. 11(5), 465\u2013470 (2017)","journal-title":"IET Circuits Devices Syst."},{"issue":"6","key":"1318_CR28","doi-asserted-by":"publisher","first-page":"730","DOI":"10.1166\/jno.2016.1948","volume":"11","author":"S Tabrizchi","year":"2016","unstructured":"S. Tabrizchi, H. Sharifi, F. Sharifi, K. Navi, Design of ultra low power ternary half adder and multiplier for nanotechnology. J. Nanoelectron. Optoelectron. 11(6), 730\u2013737 (2016)","journal-title":"J. Nanoelectron. Optoelectron."},{"issue":"9","key":"1318_CR29","doi-asserted-by":"publisher","first-page":"8730","DOI":"10.1021\/nn503627h","volume":"8","author":"GS Tulevski","year":"2014","unstructured":"G.S. Tulevski, Toward high-performance digital logic technology with carbon nanotubes. ACS Nano 8(9), 8730\u20138745 (2014)","journal-title":"ACS Nano"},{"key":"1318_CR30","doi-asserted-by":"crossref","unstructured":"C. Vudadha, S.P. Parlapalli, V. Sreehari, M.B. Srinivas, in CNFET Based Ternary Magnitude Comparator in the Proceedings of International Symposium on Communications and Information Technologies (ISCIT), pp. 942\u2013946 (2012)","DOI":"10.1109\/ISCIT.2012.6381040"},{"key":"1318_CR31","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/j.mejo.2018.02.004","volume":"75","author":"C Vudadha","year":"2018","unstructured":"C. Vudadha, S.P. Parlapalli, M.B. Srinivas, Energy efficient design of CNFET-based multi-digit ternary adders. Microelectron. J. 75, 75\u201386 (2018)","journal-title":"Microelectron. J."},{"key":"1318_CR32","doi-asserted-by":"publisher","first-page":"1147","DOI":"10.1021\/nn1027856","volume":"5","author":"C Wang","year":"2011","unstructured":"C. Wang, K. Ryu, A. Badmaev, J. Zhang, C. Zhou, Metal contact engineering and registration-free fabrication of complementary metal-oxide semiconductor integrated circuits singaligned carbon nanotubes. ACS Nano 5, 1147\u20131153 (2011)","journal-title":"ACS Nano"},{"issue":"8","key":"1318_CR33","doi-asserted-by":"publisher","first-page":"1810","DOI":"10.1007\/s12274-019-2436-2","volume":"12","author":"D Zhong","year":"2019","unstructured":"D. Zhong, Y. Xie, Z. Zhang, L. Peng, Speeding up carbon nanotube integrated circuits through three dimensional architecture. Nano Res. 12(8), 1810\u20131816 (2019)","journal-title":"Nano Res."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01318-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01318-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01318-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T19:14:35Z","timestamp":1606850075000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01318-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,3]]},"references-count":33,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["1318"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01318-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,3]]},"assertion":[{"value":"16 March 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 November 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 December 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}