{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,10,11]],"date-time":"2022-10-11T17:12:40Z","timestamp":1665508360232},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T00:00:00Z","timestamp":1579132800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T00:00:00Z","timestamp":1579132800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s00034-019-01325-5","type":"journal-article","created":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T09:02:47Z","timestamp":1579165367000},"page":"3574-3594","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Digital System Design Using Standard NeuMOS Cells Applied in ADAS"],"prefix":"10.1007","volume":"39","author":[{"given":"A.","family":"Medina-Santiago","sequence":"first","affiliation":[]},{"given":"Patricia E. Vera","family":"Molina","sequence":"additional","affiliation":[]},{"given":"Mario Alfredo Reyes","family":"Barranca","sequence":"additional","affiliation":[]},{"given":"J. A. Zepeda","family":"H\u00e9rnandez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,1,16]]},"reference":[{"key":"1325_CR1","doi-asserted-by":"crossref","unstructured":"E.A. Cort\u00e9s-Barr\u00f3n, M.A. Reyes-Barranca, L.M. Flores-Nava, A.\u00a0Medina-Santiago, 4-bit arithmetic logic unit (alu) based on neuron mos transistors, in 2012 9th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE) (Sept 2012), p. 1\u20136","DOI":"10.1109\/ICEEE.2012.6421136"},{"key":"1325_CR2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Dominguez-S\u00e1nchez, M.A. Reyes-Barranca, S.\u00a0Abarca-Jim\u00e9nez, S.\u00a0Mendoza-Acevedo, A prototype design for an accelerometer using a multiple floating-gate mosfet as a transducer, in 2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE) (Sept 2014), p. 1\u20136","DOI":"10.1109\/ICEEE.2014.6978255"},{"key":"1325_CR3","unstructured":"E. Garcia, M.A. Reyes-Barranca, V. Rinc\u00f3n, J.\u00a0Dominguez, Comprobaci\u00f3n de funciones l\u00f3gico binarias de compuertas xor y xnor usando dispositivos de compuerta flotante, in Conferencia de Ingenier\u00eda El\u00e9ctrica, M\u00e9xico, D.F. (September 2003)"},{"key":"1325_CR4","unstructured":"R.Z. Kabai, in Applied Artificial Intelligence for Assisted and Autonomous Driving. Presentation, Continental (2018), p. 1\u201320"},{"issue":"9","key":"1325_CR5","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1049\/iet-cds.2018.0046","volume":"13","author":"A Medina-Santiago","year":"2019","unstructured":"A. Medina-Santiago, M.A. Reyes-Barranca, I. Algredo-Badillo, A.M. Cruz, K.A.R. Guti\u00e9rrez, A.E. Cort\u00e9s-Barr\u00e1n, Reconfigurable arithmetic logic unit designed with threshold logic gates. IET Circuits Devices Syst. 13(9), 21\u201330 (2019)","journal-title":"IET Circuits Devices Syst."},{"issue":"3","key":"1325_CR6","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/16.199362","volume":"40","author":"T Ohmi","year":"1993","unstructured":"T. Ohmi, T. Shibata, Neuron MOS binary-logic integrated circuits-part I: design fundamentals and soft-hardware logic circuit implementation. IEEE Trans. Electron Devices 40(3), 570\u2013576 (1993)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"5","key":"1325_CR7","doi-asserted-by":"publisher","first-page":"974","DOI":"10.1109\/16.210207","volume":"40","author":"T Ohmi","year":"1993","unstructured":"T. Ohmi, T. Shibata, Neuron MOS binary-logic integrated circuits-part II: simplifying techniques of circuit configuration and their practical applications. IEEE Trans. Electron Devices 40(5), 974\u2013979 (1993)","journal-title":"IEEE Trans. Electron Devices"},{"key":"1325_CR8","unstructured":"E.G. Ramirez, Realizaci\u00f3n de l\u00f3gica binaria empleando Dispositivos de Compuerta Flotante, (September 2002). Master\u2019s thesis"},{"issue":"6","key":"1325_CR9","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1080\/00207210802015434","volume":"95","author":"MA Reyes-Barranca","year":"2008","unstructured":"M.A. Reyes-Barranca, A. Medina-Santiago, Methodology for the design of a 4-bit soft-hardware-logic circuit based on neuron mos transistors. Int. J. Electron. 95(6), 517\u2013530 (2008)","journal-title":"Int. J. Electron."},{"issue":"1","key":"1325_CR10","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/82.913193","volume":"48","author":"E Rodriguez-Villegas","year":"2001","unstructured":"E. Rodriguez-Villegas, G. Huertas, M.J. Avedillo, J.M. Quintana, A. Rueda, A practical floating-gate muller-c element using vmos threshold gates. IEEE Trans. Circuits Syst. II: Analog Digital Signal Process. 48(1), 102\u2013106 (2001)","journal-title":"IEEE Trans. Circuits Syst. II: Analog Digital Signal Process."},{"key":"1325_CR11","unstructured":"A.M. Santiago, Dise\u00f1o de celdas binarias para operaciones Aritm\u00e9ticas empleando Dispositivos de Compuerta Flotante Multientrada. Ph.D. thesis, CINVESTAV-IPN, M\u00e9xico (November 2008)"},{"key":"1325_CR12","unstructured":"B.\u00a0Tongprasit, T.\u00a0Shibata, Power-balanced reconfigurable floating-gate-mos logic circuit for tamper resistant vlsi, in 2006 IEEE International Symposium on Circuits and Systems, p. 4855\u20134858 (May 2006)"},{"key":"1325_CR13","doi-asserted-by":"crossref","unstructured":"T.\u00a0Tran, A.\u00a0Rothenbuhler, E.H.B. Smith, V.\u00a0Saxena, K.A. Campbell, Reconfigurable threshold logic gates using memristive devices, in 2012 IEEE Subthreshold Microelectronics Conference (SubVT) (Oct 2012), p. 1\u20133","DOI":"10.3390\/jlpea3020174"},{"key":"1325_CR14","unstructured":"W.\u00a0Weber, S.J. Prange, R.\u00a0Thewes, E.\u00a0Wohlrab, A neuron mos transistor-based multiplier cell, in Proceedings of International Electron Devices Meeting, p. 555\u2013558 (Dec 1995)"},{"key":"1325_CR15","unstructured":"Yole\u00a0Developpement Company, in Imaging Technologies for Automotive 2016 Sample, p. 1\u201331. Presentation, Yole Developpement Company (2016)"},{"key":"1325_CR16","unstructured":"Y. Zhang, P. Wangand, Design of multi-valued double-edge-triggered jk flip-flop based on neuron mos transistor, in 2009 IEEE 8th International Conference on ASIC (Oct 2009), p. 58\u201361"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01325-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01325-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01325-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,11]],"date-time":"2022-10-11T16:53:46Z","timestamp":1665507226000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01325-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,16]]},"references-count":16,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["1325"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01325-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,16]]},"assertion":[{"value":"3 May 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 December 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 December 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 January 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}