{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T18:52:22Z","timestamp":1772131942049,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s00034-020-01400-2","type":"journal-article","created":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T10:24:37Z","timestamp":1585736677000},"page":"5039-5058","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["Evaluating a Methodology for Designing CNFET-Based Ternary Circuits"],"prefix":"10.1007","volume":"39","author":[{"given":"Akbar","family":"Doostaregan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6117-8839","authenticated-orcid":false,"given":"Adib","family":"Abrishamifar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,4,1]]},"reference":[{"key":"1400_CR1","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1016\/j.mejo.2016.10.009","volume":"58","author":"E Abiri","year":"2016","unstructured":"E. Abiri, A. Darabi, A novel design of low power and high read stability ternary SRAM (T-SRAM), memory based on the modified gate diffusion input (m-GDI) method in nanotechnology. Microelectron. J. 58, 44\u201359 (2016)","journal-title":"Microelectron. J."},{"key":"1400_CR2","unstructured":"A. Anand, A. Islam, CNFET-based ternary inverter and its variability analysis, in Proceedings of 3rd International Conference on Reliability Infocom Technologies and Optimization (2014), pp. 1\u20136"},{"issue":"2","key":"1400_CR3","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1166\/jolpe.2015.1378","volume":"11","author":"S Angizi","year":"2015","unstructured":"S. Angizi, F. Danehdaran, S. Sarmadi, S. Sheikhfaal, An ultra-high speed and low complexity quantum-dot cellular automata full adder. J. Low Power Electron. 11(2), 173\u2013180 (2015)","journal-title":"J. Low Power Electron."},{"key":"1400_CR4","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1007\/s10825-019-01345-z","volume":"18","author":"S Bala","year":"2019","unstructured":"S. Bala, M. Khosla, Design and performance analysis of low-power SRAM based on electrostatically doped tunnel CNTFETs. J. Comput. Electron. 18, 856\u2013863 (2019)","journal-title":"J. Comput. Electron."},{"issue":"2","key":"1400_CR5","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1166\/jno.2017.1978","volume":"12","author":"NH Bastani","year":"2017","unstructured":"N.H. Bastani, M.H. Moaiyeri, K. Navi, Carbon nanotube field effect transistor switching logic for designing efficient ternary arithmetic circuits. J. Nanoelectron. Optoelectron. 12(2), 118\u2013129 (2017)","journal-title":"J. Nanoelectron. Optoelectron."},{"key":"1400_CR6","unstructured":"G. Cho, F. Lombardi, A novel and improved design of a ternary CNTFET-based cell, in GLSVLSI\u201913, Proceedings of the 23rd ACM International Conference on Great Lakes Symposium on VLSI (2013), pp. 131\u2013136"},{"issue":"12","key":"1400_CR7","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part I: model of the intrinsic channel region. IEEE Trans. Electron Device 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"1400_CR8","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Device 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Device"},{"key":"1400_CR9","unstructured":"A. Doostaregan, M.H. Moaiyeri, K. Navi, O. Hashemipour, On the design of new low-power CMOS standard ternary logic gates, in Proceedings of the 15th CSI International Symposium on Computer Architecture and Digital Systems (2010), pp. 115\u2013120"},{"key":"1400_CR10","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1016\/j.mejo.2016.04.016","volume":"53","author":"SA Ebrahimi","year":"2016","unstructured":"S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efcient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. 53, 156\u2013166 (2016)","journal-title":"Microelectron. J."},{"key":"1400_CR11","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1038\/s41586-019-1493-8","volume":"572","author":"G Hills","year":"2019","unstructured":"G. Hills, C. Lau, A. Wright, S. Fuller, M.D. Bishop, T. Srimani, P. Kanhaiya, R. Ho, A. Amer, Y. Stein, D. Murphy, A. Chndrakasan, M.M. Shulaker, Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595\u2013602 (2019)","journal-title":"Nature"},{"issue":"12","key":"1400_CR12","doi-asserted-by":"publisher","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","volume":"33","author":"SL Hurst","year":"1984","unstructured":"S.L. Hurst, Multiple-valued logic-its status and its future. IEEE Trans. Comput. 33(12), 1160\u20131179 (1984)","journal-title":"IEEE Trans. Comput."},{"key":"1400_CR13","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/TVLSI.2012.2198248","volume":"21","author":"S Karmakar","year":"2013","unstructured":"S. Karmakar, A. Chandy, F.C. Jain, Design of ternary logic combinational circuits based on quantum dot gate FETs. IEEE Trans. Very Large Scale Integr. Syst. 21, 793\u2013806 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"1400_CR14","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1109\/TNANO.2018.2789999","volume":"17","author":"MR Khezeli","year":"2018","unstructured":"M.R. Khezeli, A. Jalali, M.H. Moaiyeri, On the impacts of process and temperature variations on the crosstalk effects in MWCNT bundle nanointerconnects in ternary logic. IEEE Trans. Nanotechnol. 17(2), 238\u2013249 (2018)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"1400_CR15","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TEMC.2017.2788500","volume":"61","author":"MR Khezeli","year":"2019","unstructured":"M.R. Khezeli, M.H. Moaiyeri, A. Jalali, Active shielding of MWCNT bundle interconnects: an efficient approach to cancellation of crosstalk-induced functional failures in ternary logic. IEEE Trans. Electromagn. Compat. 61(1), 100\u2013110 (2019)","journal-title":"IEEE Trans. Electromagn. Compat."},{"issue":"1","key":"1400_CR16","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/TVLSI.2018.2869761","volume":"27","author":"MR Khezeli","year":"2019","unstructured":"M.R. Khezeli, M.H. Moaiyeri, A. Jalali, Comparative analysis of simultaneous switching noise effects in MWCNT bundle and Cu power interconnects in CNTFET-based ternary circuits. IEEE Trans. Very Large Scale Integr. Syst. 27(1), 37\u201346 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1400_CR17","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.ins.2016.10.030","volume":"377","author":"Y Li","year":"2017","unstructured":"Y. Li, M. Droste, L. Lei, Model checking of linear-time properties in multi-valued systems. Inf. Sci. 377, 51\u201374 (2017)","journal-title":"Inf. Sci."},{"issue":"4","key":"1400_CR18","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TNANO.2014.2316000","volume":"13","author":"J Liang","year":"2014","unstructured":"J. Liang, L. Chen, J. Han, F. Lombardi, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. 13(4), 695\u2013708 (2014)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1400_CR19","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"3","key":"1400_CR20","doi-asserted-by":"publisher","first-page":"1257","DOI":"10.1007\/s10825-018-1175-z","volume":"17","author":"M Maleknejad","year":"2018","unstructured":"M. Maleknejad, S. Mohammadi, S.M. Mirhosseini, K. Navi, H.R. Naji, M. Hosseinzadeh, A low-power high-speed hybrid multi-threshold full adder design in CNFET technology. J. Comput. Electron. 17(3), 1257\u20131267 (2018)","journal-title":"J. Comput. Electron."},{"issue":"1","key":"1400_CR21","first-page":"1","volume":"2","author":"DM Miller","year":"2007","unstructured":"D.M. Miller, M.A. Thornton, Multiple valued logic: concepts and representations. Synth. Lect. Digit. Circ. Syst. 2(1), 1\u2013127 (2007)","journal-title":"Synth. Lect. Digit. Circ. Syst."},{"issue":"4","key":"1400_CR22","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1049\/iet-cdt.2013.0023","volume":"7","author":"MH Moaiyeri","year":"2013","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, A. Doostaregan, K. Navi, O. Hashemipour, A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits. IET Comput. Digit. Tech. 7(4), 167\u2013181 (2013)","journal-title":"IET Comput. Digit. Tech."},{"issue":"4","key":"1400_CR23","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5(4), 285\u2013296 (2011)","journal-title":"IET Circuits Devices Syst."},{"key":"1400_CR24","unstructured":"S.L. Murotiya, A. Gupta, Design of high speed ternary full adder and three input XOR circuits using CNFETs, in Proceedings of the IEEE International Conference on VLSI Design\u00a0(2015), pp. 292\u2013297"},{"key":"1400_CR25","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1016\/j.ccr.2018.03.018","volume":"365","author":"K Pilarczyk","year":"2018","unstructured":"K. Pilarczyk, E. Wlazlak, D. Przyczyna, A. Blachecki, A. Podborska, V. Anathasiou, Z. Konkoli, K. Szaci\u0142owski, Molecules, semiconductors, light and information: towards future sensing and computing paradigms. Coord. Chem. Rev. 365, 23\u201340 (2018)","journal-title":"Coord. Chem. Rev."},{"key":"1400_CR26","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4, 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"03","key":"1400_CR27","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1109\/TNANO.2017.2649548","volume":"16","author":"SK Sahoo","year":"2017","unstructured":"S.K. Sahoo, G. Akhilesh, R. Sahoo, M. Muglikar, High performance ternary adder using CNTFET. IEEE Trans. Nanotechnol. 16(03), 368\u2013374 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"8","key":"1400_CR28","doi-asserted-by":"crossref","first-page":"2396","DOI":"10.1109\/TED.2015.2445823","volume":"62","author":"S Shin","year":"2015","unstructured":"S. Shin, E. Jang, J.W. Jeong, B.G. Park, K.R. Kim, Compact design of low power standard ternary inverter based on OFF-state current mechanism using nano-CMOS technology. IEEE Trans. Nanotechnol. 62(8), 2396\u20132403 (2015)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"9","key":"1400_CR29","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1109\/TC.1981.1675860","volume":"30","author":"KC Smith","year":"1981","unstructured":"K.C. Smith, The prospects for multivalued logic: a technology and applications view. IEEE Trans. Comput. 30(9), 619\u2013634 (1981)","journal-title":"IEEE Trans. Comput."},{"key":"1400_CR30","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1016\/j.mejo.2017.12.008","volume":"72","author":"NS Soliman","year":"2018","unstructured":"N.S. Soliman, M.E. Fouda, A.G. Radwan, Memristor-CNTFET based ternary logic gates. Microelectron. J. 72, 74\u201385 (2018)","journal-title":"Microelectron. J."},{"key":"1400_CR31","doi-asserted-by":"publisher","first-page":"110980","DOI":"10.1016\/j.mee.2019.110980","volume":"215","author":"HT Tari","year":"2019","unstructured":"H.T. Tari, A.D. Zarandi, M.R. Reshadinezhad, Design of a high performance CNTFET-based full adder cell applicable in: Carry ripple, carry select and carry skip adders. Microelectron. Eng. 215, 110980 (2019)","journal-title":"Microelectron. Eng."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01400-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-020-01400-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01400-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,20]],"date-time":"2022-10-20T05:54:11Z","timestamp":1666245251000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-020-01400-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,1]]},"references-count":31,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["1400"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01400-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,1]]},"assertion":[{"value":"21 June 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 December 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 April 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}