{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:07:59Z","timestamp":1762808879210,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2020,5,4]],"date-time":"2020-05-04T00:00:00Z","timestamp":1588550400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,5,4]],"date-time":"2020-05-04T00:00:00Z","timestamp":1588550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100002183","name":"Department of Electronics and Information Technology, Ministry of Communications and Information Technology","doi-asserted-by":"publisher","award":["DIC\/MUM\/GA\/10(37)D"],"award-info":[{"award-number":["DIC\/MUM\/GA\/10(37)D"]}],"id":[{"id":"10.13039\/501100002183","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s00034-020-01411-z","type":"journal-article","created":{"date-parts":[[2020,5,4]],"date-time":"2020-05-04T06:02:18Z","timestamp":1588572138000},"page":"5247-5271","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["An Efficient FPGA-Based Network-on-Chip Simulation Framework Utilizing the Hard Blocks"],"prefix":"10.1007","volume":"39","author":[{"given":"B. M.","family":"Prabhu\u00a0Prasad","sequence":"first","affiliation":[]},{"given":"Khyamling","family":"Parane","sequence":"additional","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,5,4]]},"reference":[{"key":"1411_CR1","unstructured":"P. Abad, P. Prieto, L.G. Menezo, A. Colaso, V. Puente, J. Gregorio, Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers, in 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip (2012), pp. 99\u2013106"},{"key":"1411_CR2","unstructured":"C. Ababei, N. Mastronarde, Benefits and costs of prediction based dvfs for nocs at router level, in 2014 27th IEEE International System-on-Chip Conference (SOCC) (2014), pp. 255\u2013260"},{"issue":"5","key":"1411_CR3","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1016\/j.micpro.2014.04.011","volume":"38","author":"S Abba","year":"2014","unstructured":"S. Abba, J.A. Lee, A parametric-based performance evaluation and design trade-offs for interconnect architectures using fpgas for networks-on-chip. Microprocess. Microsyst. 38(5), 375\u2013398 (2014)","journal-title":"Microprocess. Microsyst."},{"key":"1411_CR4","first-page":"33","volume":"2009","author":"N Agarwal","year":"2009","unstructured":"N. Agarwal, T. Krishna, L.S. Peh, N. Jha, GARNET: a detailed on-chip network model inside a full-system simulator. ISPASS 2009, 33\u201342 (2009)","journal-title":"ISPASS"},{"key":"1411_CR5","doi-asserted-by":"publisher","DOI":"10.2200\/S00586ED1V01Y201407CAC029","volume-title":"FPGA-Accelerated Simulation of Computer Systems","author":"H Angepat","year":"2014","unstructured":"H. Angepat, D. Chiou, E.S. Chung, J.C. Hoe, FPGA-Accelerated Simulation of Computer Systems (Morgan & Claypool Publishers, San Rafael, 2014)"},{"key":"1411_CR6","doi-asserted-by":"crossref","unstructured":"Y. Ben-Itzhak, E. Zahavi, I. Cidon, A. Kolodny, Hnocs: Modular open-source simulator for heterogeneous NOCS, in SAMOS 2012, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE (2012)","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"1411_CR7","unstructured":"K.H.B. Chethan, N. Kapre, Hoplite-DSP: Harnessing the Xilinx DSP48 multiplexers to efficiently support NoCs on FPGAs, in FPL 2016 (2016), pp. 1\u201310"},{"key":"1411_CR8","unstructured":"T.V. Chu, S. Sato, K. Kise, Ultra-fast NoC emulation on a single FPGA, in FPL 2015 (2015), pp. 1\u20138"},{"key":"1411_CR9","unstructured":"W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) (2001), pp. 684\u2013689"},{"key":"1411_CR10","unstructured":"C.J. Glass, L.M. Ni, The turn model for adaptive routing, in ISCA 1992 (1992), pp. 278\u2013287"},{"key":"1411_CR11","unstructured":"N. Genko, D. Atienza, G.D. Micheli, J.M. Mendias, R. Hermida, F. Catthoor, A complete network-on-chip emulation framework. in Design, Automation and Test in Europe, vol. 1 (2005), pp. 246\u2013251"},{"key":"1411_CR12","unstructured":"G. Heck, R. Guazzelli, F. Moraes, N. Calazans, R. Soares, HardNoC: A platform to validate networks on chip through FPGA prototyping. in 2012 VIII Southern Conference on Programmable Logic (2012), pp. 1\u20136"},{"key":"1411_CR13","unstructured":"N. Jiang, D.U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D.E. Shaw, J. Kim, W.J. Dally, A detailed and flexible cycle-accurate Network-on-Chip simulator. in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2013), pp. 86\u201396"},{"key":"1411_CR14","unstructured":"A.B. Kahng, B. Li, L.s. Peh, ORION 2 . 0 : a power-area simulator for interconnection networks. TVLSI XX(1), 1\u20135 (2010)"},{"key":"1411_CR15","unstructured":"H.M. Kamali, S. Hessabi, Adapnoc: A fast and flexible fpga-based noc simulator. in 2016 26th International Conference on Field Programmable Logic and Applications (FPL) (2016), pp. 1\u20138"},{"key":"1411_CR16","unstructured":"N. Kapre, J. Gray, Hoplite: building austere overlay NoCs for FPGAs. in FPL 2015 (2015), pp. 1\u20138"},{"key":"1411_CR17","unstructured":"S. Lotlikar, V. Pai, P.V. Gratz, AcENoCs: a configurable HW\/SW platform for FPGA accelerated NoC emulation, in VLSID 2011 (2011) pp. 147\u2013152"},{"issue":"12","key":"1411_CR18","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MC.2015.378","volume":"48","author":"MK Papamichael","year":"2015","unstructured":"M.K. Papamichael, J.C. Hoe, The CONNECT network-on-chip generator. Computer 48(12), 72\u201379 (2015)","journal-title":"Computer"},{"key":"1411_CR19","unstructured":"B.M. Prabhu Prasad, K. Parane, B. Talwar, YaNoC: Yet another network-on-chip simulation acceleration engine using FPGAs, in VLSID 2018 (2018), pp. 67\u201372"},{"key":"1411_CR20","doi-asserted-by":"crossref","unstructured":"B.M. Prabhu Prasad, K. Parane, B. Talwar (2019) High-performance NoCs employing the DSP48E1 blocks of the Xilinx FPGAs, in 20th International Symposium on Quality Electronic Design (ISQED), pp 163\u2013169","DOI":"10.1109\/ISQED.2019.8697444"},{"key":"1411_CR21","doi-asserted-by":"publisher","unstructured":"V. Puente, J.A. Gregorio, R. Beivide, SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems, in Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (2012,) pp. 15\u201322. https:\/\/doi.org\/10.1109\/EMPDP.2002.994207","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"1411_CR22","unstructured":"D. Wang, N.E. Jerger, J.G. Steffan, DART: a programmable architecture for NoC simulation on FPGAs, in NOCS 2011, ACM (2011), pp. 145\u2013152"},{"key":"1411_CR23","doi-asserted-by":"crossref","unstructured":"P.T. Wolkotte, P.K.F. Holzenspies, G.J.M. Smit, Fast, accurate and detailed NoC simulations, in First International Symposium on Networks-on-Chip (NOCS\u201907) (2007), pp 323\u2013332","DOI":"10.1109\/NOCS.2007.18"},{"key":"1411_CR24","unstructured":"Xilinx Inc, URL https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_DSP48E1.pdf, 7 Series DSP48E1 Slice User Guide (2018)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01411-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01411-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01411-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T00:31:51Z","timestamp":1620088311000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01411-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,4]]},"references-count":24,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["1411"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01411-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,5,4]]},"assertion":[{"value":"5 July 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 March 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 March 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 May 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}