{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:18:31Z","timestamp":1772039911778,"version":"3.50.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2020,5,27]],"date-time":"2020-05-27T00:00:00Z","timestamp":1590537600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,5,27]],"date-time":"2020-05-27T00:00:00Z","timestamp":1590537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s00034-020-01448-0","type":"journal-article","created":{"date-parts":[[2020,5,27]],"date-time":"2020-05-27T05:02:47Z","timestamp":1590555767000},"page":"6098-6120","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["An Energy-Efficient and Approximate Accelerator Design for Real-Time Canny Edge Detection"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4678-9401","authenticated-orcid":false,"given":"Leonardo Bandeira","family":"Soares","sequence":"first","affiliation":[]},{"given":"Julio","family":"Oliveira","sequence":"additional","affiliation":[]},{"given":"Eduardo Antonio C\u00e9sar","family":"da Costa","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,5,27]]},"reference":[{"key":"1448_CR1","doi-asserted-by":"crossref","unstructured":"D.G. Bailey, The advantages and limitations of high level synthesis for FPGA based image processing, in 9th International Conference on Distributed Smart Cameras, Seville, pp. 134\u2013139 (2015)","DOI":"10.1145\/2789116.2789145"},{"key":"1448_CR2","unstructured":"L. Benda, Hardware Acceleration for Image Processing [Online]. http:\/\/biorob2.epfl.ch\/pages\/studproj\/birg67936\/rapport.pdf"},{"key":"1448_CR3","unstructured":"Cadence Encounter RTL Compiler v. 8.10 [Online]. www.cadence.com"},{"issue":"6","key":"1448_CR4","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/TPAMI.1986.4767851","volume":"8","author":"J Canny","year":"1986","unstructured":"J. Canny, A computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 8(6), 679\u2013698 (1986)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"issue":"3","key":"1448_CR5","doi-asserted-by":"publisher","first-page":"172","DOI":"10.7763\/IJCTE.2017.V9.1133","volume":"9","author":"HK Fung","year":"2017","unstructured":"H.K. Fung, K.H. Wong, A multiplier-less implementation of the canny edge detector on FPGA and microcontroller. Int. J. Comput. Theory Eng. 9(3), 172\u2013178 (2017)","journal-title":"Int. J. Comput. Theory Eng."},{"key":"1448_CR6","doi-asserted-by":"crossref","unstructured":"C. Gentsos,. Sotiropoulou, S. Nikolaidis, N. Vassiliadis, Real-time canny edge detection parallel implementation for FPGAs, in 17th IEEE International Conference on Electronics, Circuits, and Systems, Athens, pp. 499\u2013502 (2010)","DOI":"10.1109\/ICECS.2010.5724558"},{"key":"1448_CR7","unstructured":"B. Green, Canny edge detection tutorial (2016). http:\/\/dasl.mem.drexel.edu\/alumni\/bGreen\/www.pages.drexel.edu\/_weg22\/can_tut.html"},{"issue":"1","key":"1448_CR8","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1448_CR9","doi-asserted-by":"crossref","unstructured":"J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in 18th IEEE European Test Symposium (ETS), Avignon, pp. 1\u20136 (2013)","DOI":"10.1109\/ETS.2013.6569370"},{"key":"1448_CR10","doi-asserted-by":"crossref","unstructured":"K. He, A. Gerstlauer, M. Orshansky, Controlled timing-error acceptance for low energy IDCT design, in Design, Automation and Test in Europe Conference and Exhibition (DATE), Grenoble, pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763129"},{"key":"1448_CR11","unstructured":"W. He, K. Yuan, An improved canny edge detector and its realization on FPGA, in 7th World Congress on Intelligent Control and Automation, Chongqing, pp. 6561\u20136564 (2008)"},{"key":"1448_CR12","unstructured":"J. Hu, W. Qian, A new approximate adder with low relative error and correct sign calculation, in 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, pp. 1449\u20131454 (2015)"},{"key":"1448_CR13","doi-asserted-by":"crossref","unstructured":"J. Huang, J. Lach, Exploring the fidelity-efficiency design space using imprecise arithmetic, in 16th Asia and South Pacific Design Automation Conference, pp. 579\u2013584 (2011)","DOI":"10.1109\/ASPDAC.2011.5722256"},{"issue":"1","key":"1448_CR14","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MDAT.2015.2501306","volume":"33","author":"DS Khudia","year":"2016","unstructured":"D.S. Khudia, B. Zamirai, M. Samadi, S. Mahlke, Quality control for approximate accelerators by error prediction. IEEE Des. Test 33(1), 43\u201350 (2016)","journal-title":"IEEE Des. Test"},{"issue":"2","key":"1448_CR15","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"I. Kuon, J. Rose, Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 203\u2013215 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1448_CR16","doi-asserted-by":"crossref","unstructured":"X. Li, J. Jiang, Q. Fan, An improved real-time hardware architecture for canny edge detection based on FPGA, in International Conference on Intelligent Control and Information Processing, pp. 445\u2013449 (2012)","DOI":"10.1109\/ICICIP.2012.6391408"},{"key":"1448_CR17","unstructured":"Y. Li, W. Chu, A new non-restoring square root algorithm and its VLSI implementations, in International Conference on Computer Design, Austin, pp. 538\u2013544 (1996)"},{"key":"1448_CR18","doi-asserted-by":"crossref","unstructured":"D. Martin, C. Fowlkes, D. Tal, J. Malik, A database of human segmented natural images and its application to evaluating segmentation algorithms and measuring ecological statistics, in Eighth IEEE International Conference on Computer Vision, pp. 416\u2013423 (2001)","DOI":"10.1109\/ICCV.2001.937655"},{"issue":"5","key":"1448_CR19","doi-asserted-by":"publisher","first-page":"530","DOI":"10.1109\/TPAMI.2004.1273918","volume":"26","author":"DR Martin","year":"2004","unstructured":"D.R. Martin, C.C. Fowlkes, J. Malik, Learning to detect natural image boundaries using local brightness, color, and texture cues. IEEE Trans. Pattern Anal. Mach. Intell. 26(5), 530\u2013549 (2004)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"1448_CR20","unstructured":"NanGate 45\u00a0nm Open Cell Library [Online]. www.nangate.com\/?page_id=22"},{"key":"1448_CR21","unstructured":"H. Neoh, A. Hazanchuck, Adaptive edge detection for real-time video processing using FPGAs, Altera Corp., San Jose, Application note (2005)"},{"key":"1448_CR22","doi-asserted-by":"crossref","unstructured":"J. Oliveira, L. Soares, E. Costa, S. Bampi, Exploiting approximate adder circuits for power-efficient Gaussian and Gradient filters for Canny edge detector algorithm, in 2016 IEEE 7th Latin American Symposium on Circuits and Systems (LASCAS), Florian\u00f3polis, pp. 379\u2013382 (2016)","DOI":"10.1109\/LASCAS.2016.7451089"},{"issue":"5","key":"1448_CR23","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1109\/TVLSI.2009.2016839","volume":"18","author":"J Park","year":"2010","unstructured":"J. Park, J.H. Choi, K. Roy, Dynamic bit-width adaptation in DCT: an approach to trade off image quality and computation energy. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(5), 787\u2013793 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"1448_CR24","doi-asserted-by":"publisher","first-page":"2376","DOI":"10.1109\/TC.2013.130","volume":"63","author":"PR Possa","year":"2014","unstructured":"P.R. Possa, S.A. Mahmoudi, N. Harb, C. Valderrama, P. Manneback, A multi-resolution FPGA-based architecture for real-time edge and corner detection. IEEE Trans. Comput. 63(10), 2376\u20132388 (2014)","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"1448_CR25","first-page":"2536","volume":"12","author":"A Raj","year":"2017","unstructured":"A. Raj, C. Jose, M.H. Supriya, Hardware realization of canny edge detection algorithm for underwater image segmentation using field programmable arrays. J. Eng. Sci. Technol. 12(9), 2536\u20132550 (2017)","journal-title":"J. Eng. Sci. Technol."},{"key":"1448_CR26","unstructured":"D.V. Rao, M. Venkatesan, An efficient reconfigurable architecture and implementation of edge detection algorithm using Handle-C, in International Conference on Information Technology: Coding and Computing, pp. 1\u20135 (2004)"},{"key":"1448_CR27","doi-asserted-by":"crossref","unstructured":"D. Sangeetha, P. Deepa, An efficient hardware implementation of canny edge detection algorithm, in International Conference on VLSI Design, pp. 457\u2013462 (2016)","DOI":"10.1109\/VLSID.2016.68"},{"key":"1448_CR28","doi-asserted-by":"crossref","unstructured":"L. Soares, E. Costa, S. Bampi, Approximate adder synthesis for area- and energy- efficient FIR filters in CMOS VLSI, in 13th IEEE International NEW Circuits and Systems (NEWCAS), Grenoble, pp. 1\u20134 (2015)","DOI":"10.1109\/NEWCAS.2015.7182095"},{"issue":"1","key":"1448_CR29","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s10470-016-0797-y","volume":"89","author":"LB Soares","year":"2016","unstructured":"L.B. Soares, E.A.C. da Costa, S. Bampi, Design of area and energy-efficient digital CMOS FIR filters with approximate adder circuits. Analog Integr. Circuits Signal Process. 89(1), 99\u2013109 (2016)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"4","key":"1448_CR30","first-page":"137","volume":"8","author":"KDM Sundaram","year":"2018","unstructured":"K.D.M. Sundaram, M. Thulairam, D.S. Vanaja, A distributed canny edge detection and its implementation on FPGA. Int. J. Adv. Res. Comput. Sci. Softw. Eng. 8(4), 137\u2013144 (2018)","journal-title":"Int. J. Adv. Res. Comput. Sci. Softw. Eng."},{"key":"1448_CR31","doi-asserted-by":"crossref","unstructured":"A.K. Verma, P. Brisk, P. Ienne, Variable latency speculative addition: a new paradigm for arithmetic circuit design, in Design, Automation and Test in Europe\u2014DATE \u201808, pp. 1\u20136 (2008)","DOI":"10.1145\/1403375.1403679"},{"issue":"7","key":"1448_CR32","doi-asserted-by":"publisher","first-page":"2944","DOI":"10.1109\/TIP.2014.2311656","volume":"23","author":"Q Xu","year":"2014","unstructured":"Q. Xu, S. Varadarajan, C. Chakrabarti, A distributed canny edge detector: algorithm and FPGA implementation. IEEE Trans. Image Process. 23(7), 2944\u20132960 (2014)","journal-title":"IEEE Trans. Image Process."},{"key":"1448_CR33","doi-asserted-by":"crossref","unstructured":"R. Ye, T. Wang, F. Yuan, R. Kumar, Q. Xu, On reconfiguration-oriented approximate adder design and its application, in 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, pp. 48\u201354 (2013)","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"1448_CR34","doi-asserted-by":"crossref","unstructured":"N. Zhu, W.L. Goh, G. Wang, K.S. Yeo, Enhanced low-power high-speed adder for error-tolerant application, in 2010 International SoC Design Conference (ISOCC), pp. 323\u2013327 (2010)","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"1448_CR35","unstructured":"N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application, in Proceedings of the 2009 12th International Symposium on Integrated Circuits, ISIC \u201809, pp. 69\u201372 (2009)"},{"issue":"8","key":"1448_CR36","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo, K.S. Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 18(8), 1225\u20131229 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01448-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01448-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01448-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T12:58:00Z","timestamp":1722949080000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01448-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,27]]},"references-count":36,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["1448"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01448-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,27]]},"assertion":[{"value":"1 March 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 May 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 May 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}