{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T13:02:52Z","timestamp":1781614972417,"version":"3.54.5"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2020,6,2]],"date-time":"2020-06-02T00:00:00Z","timestamp":1591056000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,2]],"date-time":"2020-06-02T00:00:00Z","timestamp":1591056000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s00034-020-01459-x","type":"journal-article","created":{"date-parts":[[2020,6,2]],"date-time":"2020-06-02T20:10:59Z","timestamp":1591128659000},"page":"6247-6275","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":29,"title":["High-Efficient, Ultra-Low-Power and High-Speed 4:2 Compressor with a New Full Adder Cell for Bioelectronics Applications"],"prefix":"10.1007","volume":"39","author":[{"given":"Ayoub","family":"Sadeghi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nabiollah","family":"Shiri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmood","family":"Rafiee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,6,2]]},"reference":[{"key":"1459_CR1","doi-asserted-by":"publisher","first-page":"4095","DOI":"10.3233\/JIFS-152591","volume":"32","author":"E Abiri","year":"2017","unstructured":"E. Abiri, Z. Bezareh, A. Darabi, The optimum design of RAM cell based on the modified-GDI method using Non-dominated Sorting Genetic Algorithm II (NSGA-II). J. Intell. Fuzzy Syst. 32, 4095\u20134108 (2017)","journal-title":"J. Intell. Fuzzy Syst."},{"key":"1459_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01382-1","author":"E Abiri","year":"2020","unstructured":"E. Abiri, A. Darabi, M.R. Salehi, A. Sadeghi, Optimized gate diffusion input method-based reversible magnitude arithmetic unit using non-dominated sorting genetic algorithm II. J Circuits, Syst Signal Process (2020). https:\/\/doi.org\/10.1007\/s00034-020-01382-1","journal-title":"J Circuits, Syst Signal Process"},{"key":"1459_CR3","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1016\/j.compeleceng.2018.05.019","volume":"69","author":"E Abiri","year":"2018","unstructured":"E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comput. Electr. Eng. 69, 142\u2013157 (2018)","journal-title":"Comput. Electr. Eng."},{"issue":"4","key":"1459_CR4","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre-Hernandez","year":"2011","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. Syst. 19(4), 718\u2013721 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1459_CR5","doi-asserted-by":"publisher","first-page":"152859","DOI":"10.1016\/j.aeue.2019.152859","volume":"110","author":"M Ahmadinejad","year":"2019","unstructured":"M. Ahmadinejad, M. Moaiyeri, F. Sabetzadeh Farnaz, Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU Int. J. Electron. Commun. 110, 152859 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1459_CR6","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1016\/j.mejo.2018.01.018","volume":"74","author":"M Amini-Valashani","year":"2018","unstructured":"M. Amini-Valashani, M. Ayat, S. Mirzakuchaki, Design and analysis of a novel low power and energy-efficient 18T hybrid full adder. Microelectron. J. 74, 49\u201359 (2018)","journal-title":"Microelectron. J."},{"issue":"5","key":"1459_CR7","doi-asserted-by":"publisher","first-page":"1138","DOI":"10.1109\/TVLSI.2018.2889833","volume":"27","author":"H Basireddy","year":"2019","unstructured":"H. Basireddy, K. Challa, T. Nikoubin, Hybrid logical effort for hybrid logic style full adders in multistage structures. IEEE Trans. Very Large Scale Integr. Syst. 27(5), 1138\u20131147 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"6","key":"1459_CR8","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"CH Chang","year":"2005","unstructured":"C.H. Chang, J. Gu, M. Zhang, A review of 0.18-\u03bcm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. Syst. 13(6), 686\u2013695 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"12","key":"1459_CR9","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron. Devices 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron. Devices"},{"issue":"12","key":"1459_CR10","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part I: model of the intrinsic channel region. IEEE Trans. Electron. Devices 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron. Devices"},{"key":"1459_CR11","unstructured":"Y. S. Eberhart, Particle swarm optimization: developments, applications and resources, in Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546), Seoul, South Korea vol. 1 (2001), pp. 81\u201386"},{"key":"1459_CR12","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2019.2901060","author":"F Ebrahimi-Azandaryani","year":"2019","unstructured":"F. Ebrahimi-Azandaryani, O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Block-based carry speculative approximate adder for energy-efficient applications. IEEE Trans. Circuits Syst. II Express Briefs (2019). https:\/\/doi.org\/10.1109\/tcsii.2019.2901060","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1459_CR13","doi-asserted-by":"publisher","first-page":"954","DOI":"10.1007\/s10470-012-9952-2","volume":"73","author":"M Fonseca","year":"2012","unstructured":"M. Fonseca, E. Costa, J. Martins, Design of power efficient butterflies from Radix-2 DIT FFT using adder compressors with a new XOR gate topology. Analog Integr. Circuits Signal Process. 73, 954 (2012). https:\/\/doi.org\/10.1007\/s10470-012-9952-2","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"1459_CR14","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1038\/nnano.2010.220","volume":"5","author":"A Franklin","year":"2010","unstructured":"A. Franklin, C. Zhihong, Length scaling of carbon nanotube transistors. Nat. Nanotechnol. 5, 858\u2013862 (2010). https:\/\/doi.org\/10.1038\/nnano.2010.220","journal-title":"Nat. Nanotechnol."},{"issue":"12","key":"1459_CR15","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. Syst. 14(12), 1309\u20131321 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1459_CR16","doi-asserted-by":"crossref","unstructured":"R. Gupta, A. K. Rana, Comparative study of digital inverter for CNTFET & CMOS technologies, in Nirma University International Conference on Engineering (NUiCONE), Ahmedabad (2013), pp. 1\u20135","DOI":"10.1109\/NUiCONE.2013.6780138"},{"key":"1459_CR17","unstructured":"D. Hodges, H. Jackson, R. Saleh, Analysis and Design of Digital Integrated Circuits, 3rd edn. (McGraw-Hill, incorporated, New York). ISBN-13: 978-0072283655"},{"key":"1459_CR18","unstructured":"J. Huang, M. Zhu, P. Gupta, Sh. Yang, S. Rubin, G. Garret, J. He, A CAD tool for design and analysis of CNFET circuits, in IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong (2010), pp. 1\u20134"},{"key":"1459_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2287696.2287708","volume":"8","author":"J Huang","year":"2012","unstructured":"J. Huang, M. Zhu, S. Yang, P. Gupta, W. Zhang, S. Rubin, G. Garret\u00f3n, J. He, A physical design tool for carbon nanotube field-effect transistor circuits. ACM J. Emerg. Technol. Comput. Syst. 8, 1\u201320 (2012). https:\/\/doi.org\/10.1145\/2287696.2287708","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"4","key":"1459_CR20","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/TCSII.2011.2111610","volume":"58","author":"C Li","year":"2011","unstructured":"C. Li, Y. Chen, T. Chang, J. Chen, A probabilistic estimation bias circuit for fixed-width booth multiplier and its DCT applications. IEEE Trans. Circuits Syst. II Express Briefs 58(4), 215\u2013219 (2011)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"1459_CR21","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1109\/TEVC.2005.857610","volume":"10","author":"JJ Liang","year":"2006","unstructured":"J.J. Liang, A.K. Qin, P.N. Suganthan, S. Baskar, Comprehensive learning particle swarm optimizer for global optimization of multimodal functions. IEEE Trans. Evol. Comput. 10(3), 281\u2013295 (2006)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"5","key":"1459_CR22","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/TCSI.2007.895509","volume":"54","author":"J Lin","year":"2007","unstructured":"J. Lin, Y. Hwang, M. Sheu, C. Ho, A novel high-speed and energy efficient 10-transistor full adder design. IEEE Trans. Circuits Syst. I 54(5), 1050\u20131059 (2007)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"1459_CR23","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1080\/00207217.2011.623269","volume":"99","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, R. Faghih Mirzaee, K. Navi, A. Momeni, Design and analysis of a high-performance CNFET-based full adder. Int. J. Electron. 99, 113\u2013130 (2012)","journal-title":"Int. J. Electron."},{"issue":"3","key":"1459_CR24","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/MAHC.2006.45","volume":"28","author":"E Mollick","year":"2006","unstructured":"E. Mollick, Establishing Moore\u2019s Law. IEEE Ann. Hist. Comput. 28(3), 62\u201375 (2006)","journal-title":"IEEE Ann. Hist. Comput."},{"issue":"5","key":"1459_CR25","doi-asserted-by":"publisher","first-page":"566","DOI":"10.1109\/TVLSI.2002.801578","volume":"10","author":"A Morgenshtein","year":"2002","unstructured":"A. Morgenshtein, A. Fish, I.A. Wagner, Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits. IEEE Trans. Very Large Scale Integr. Syst. 10(5), 566\u2013581 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1459_CR26","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1016\/j.vlsi.2013.04.002","volume":"47","author":"A Morgenshtein","year":"2014","unstructured":"A. Morgenshtein, V. Yuzhaninov, A. Kovshilovsky, A. Fish, Full-swing gate diffusion input logic\u2014case-study of low-power CLA adder design. Integr. VLSI J. 47, 62\u201370 (2014)","journal-title":"Integr. VLSI J."},{"issue":"8","key":"1459_CR27","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integr. Syst. 26(8), 1481\u20131493 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1459_CR28","unstructured":"V. Niranjan, A. Singh, A. Kumar, Dynamic threshold MOS transistor for low voltage analog circuits. Int. J. Sci. Res. Eng. Technol. (IJSRET), India. ISSN: 2278 (2014)"},{"key":"1459_CR29","doi-asserted-by":"crossref","unstructured":"D. K. Patel, R. Chouksey and M. Saxena, Design of fast FIR filter using compressor and Carry Select Adder. In: 2016 3rd International Conference on Signal Processing and Integrated Networks (SPIN), Noida, 460-465, 2016","DOI":"10.1109\/SPIN.2016.7566739"},{"issue":"6","key":"1459_CR30","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1016\/j.compeleceng.2012.07.015","volume":"38","author":"A Pishvaie","year":"2012","unstructured":"A. Pishvaie, G. Jaberipur, A. Jahanian, Improved CMOS (4;2) compressor designs for parallel multipliers. Comput. Electr. Eng. 38(6), 1703\u20131716 (2012)","journal-title":"Comput. Electr. Eng."},{"issue":"1","key":"1459_CR31","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1049\/ip-cds:20010170","volume":"148","author":"D Radhakrishnan","year":"2001","unstructured":"D. Radhakrishnan, Low-voltage low-power CMOS full adder. IEE Proc. Circuits Devices Syst. 148(1), 19\u201324 (2001)","journal-title":"IEE Proc. Circuits Devices Syst."},{"issue":"3","key":"1459_CR32","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/TEVC.2004.826071","volume":"8","author":"A Ratnaweera","year":"2004","unstructured":"A. Ratnaweera, S.K. Halgamuge, H.C. Watson, Self-organizing hierarchical particle swarm optimizer with time-varying acceleration coefficients. IEEE Trans. Evol. Comput. 8(3), 240\u2013255 (2004)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"11","key":"1459_CR33","doi-asserted-by":"publisher","first-page":"3268","DOI":"10.1109\/TVLSI.2016.2540071","volume":"24","author":"Y Safaei Mehrabani","year":"2016","unstructured":"Y. Safaei Mehrabani, M. Eshghi, Noise and process variation tolerant, low-power, high-speed, and low-energy full adders in CNFET technology. IEEE Trans. Very Large Scale Integr. Syst. 24(11), 3268\u20133281 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1459_CR34","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-014-9887-1","author":"Y Safaei Mehrabani","year":"2014","unstructured":"Y. Safaei Mehrabani, M. Eshghi, A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using CNFET technology. Circuits Syst. Signal Process. (2014). https:\/\/doi.org\/10.1007\/s00034-014-9887-1","journal-title":"Circuits Syst. Signal Process."},{"key":"1459_CR35","doi-asserted-by":"crossref","unstructured":"B. Silveira, G. Paim, B. Abreu, M. Grellert, C. Diniz, E. Costa, S. Bampi, Using adder and subtractor compressors to sum of absolute transformed differences architecture for low-power video encoding, in 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi (2017), pp. 409\u2013493","DOI":"10.1109\/ICECS.2017.8292076"},{"key":"1459_CR36","doi-asserted-by":"crossref","unstructured":"S.K. Sinha, S. Chaudhury, Impact of temperature variation on CNTFET device characteristics, in 2013 International Conference on Control, Automation, Robotics and Embedded Systems (CARE) (2013), pp. 1\u20135","DOI":"10.1109\/CARE.2013.6733774"},{"key":"1459_CR37","doi-asserted-by":"crossref","unstructured":"S.K. Sinha, K. Kumar, S. Chaudhury, CNTFET: the emerging post-CMOS device, in 2013 International Conference on Signal Processing and Communication (ICSC), Noida (2013), pp. 372\u2013374","DOI":"10.1109\/ICSPCom.2013.6719815"},{"issue":"1","key":"1459_CR38","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1186\/1556-276X-7-467","volume":"7","author":"M Tan","year":"2012","unstructured":"M. Tan, G. Lentaris, G. Amaratunga, Device and circuit-level performance of carbon nanotube field-effect transistor with benchmarking against a nano-MOSFET. Nanoscale Res. Lett. 7(1), 467 (2012)","journal-title":"Nanoscale Res. Lett."},{"key":"1459_CR39","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/j.mejo.2017.01.009","volume":"61","author":"A Torkzadeh Mahani","year":"2017","unstructured":"A. Torkzadeh Mahani, P. Keshavarzian, A novel energy-efficient and high speed full adder using CNTFET. Microelectron. J. 61, 79\u201388 (2017)","journal-title":"Microelectron. J."},{"key":"1459_CR40","doi-asserted-by":"publisher","unstructured":"J.P. Uyemura, Circuit design for CMOS VLSI (1992). https:\/\/doi.org\/10.1007\/978-1-4615-3620-8","DOI":"10.1007\/978-1-4615-3620-8"},{"key":"1459_CR41","volume-title":"Principles of CMOS VLSI Design: A System Perspective","author":"NHE Weste","year":"1988","unstructured":"N.H.E. Weste, K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective (Addison-Wesley, Reading, 1988)"},{"key":"1459_CR42","unstructured":"N.H.E. Weste, D. Harris, CMOS VLSI design: A circuits and systems perspective, 4th edn. (Addison-Wesley Publishing Company, United States, 2010). ISBN:978-0-321-54774-3"},{"key":"1459_CR43","doi-asserted-by":"crossref","unstructured":"Z. Yang, J. Han, F. Lombardi, Transmission gate-based approximate adders for inexact computing, in Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415) (2015), pp. 145\u2013150","DOI":"10.1109\/NANOARCH.2015.7180603"},{"issue":"2","key":"1459_CR44","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/4.52161","volume":"25","author":"K Yano","year":"1990","unstructured":"K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, A. Shimizu, A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic. IEEE J. Solid-State Circuits 25(2), 388\u2013395 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1459_CR45","unstructured":"M. Zhang, J. Gu, C.H. Chang, A novel hybrid pass logic with static CMOS output drive full-adder cell, in Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS \u201803, Bangkok (2003), pp. V\u2013V"},{"issue":"7","key":"1459_CR46","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmerman","year":"1997","unstructured":"R. Zimmerman, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32(7), 1079\u20131090 (1997)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01459-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01459-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01459-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T23:30:15Z","timestamp":1622590215000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01459-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,2]]},"references-count":46,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["1459"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01459-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,2]]},"assertion":[{"value":"28 October 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 May 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 May 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 June 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}