{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T17:29:07Z","timestamp":1771694947898,"version":"3.50.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,6,11]],"date-time":"2020-06-11T00:00:00Z","timestamp":1591833600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,11]],"date-time":"2020-06-11T00:00:00Z","timestamp":1591833600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61504102"],"award-info":[{"award-number":["61504102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["11604251"],"award-info":[{"award-number":["11604251"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Project of Intergovernmental Cooperation in International Scientific and Technological Innovation","award":["2016YFE0107900"],"award-info":[{"award-number":["2016YFE0107900"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1007\/s00034-020-01470-2","type":"journal-article","created":{"date-parts":[[2020,6,11]],"date-time":"2020-06-11T18:03:46Z","timestamp":1591898626000},"page":"296-310","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Analysis and Design of Low-Complexity Stochastic DEM Encoder for Reduced-Distortion Multi-bit DAC in Sigma-Delta Modulators"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6118-7401","authenticated-orcid":false,"given":"Di","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5460-7092","authenticated-orcid":false,"given":"Chunlong","family":"Fei","sequence":"additional","affiliation":[]},{"given":"Qidong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,11]]},"reference":[{"issue":"2","key":"1470_CR1","doi-asserted-by":"publisher","first-page":"4919","DOI":"10.1007\/s00034-017-0658-7","volume":"36","author":"M Akbari","year":"2017","unstructured":"M. Akbari, O. Hashemipour, F. Moradi, Design and analysis of an ultra-low-power second-order asynchronous delta-sigma modulator. Circuits Syst. Signal Process. 36(2), 4919\u20134936 (2017)","journal-title":"Circuits Syst. Signal Process."},{"issue":"12","key":"1470_CR2","doi-asserted-by":"publisher","first-page":"1959","DOI":"10.1109\/4.735536","volume":"33","author":"J Bastos","year":"1998","unstructured":"J. Bastos, A.M. Marques, M.S.J. Steyaert, W. Sansen, A 12-bit intrinsic accuracy high-speed CMOS DAC. IEEE J. Solid State Circuit 33(12), 1959\u20131969 (1998)","journal-title":"IEEE J. Solid State Circuit"},{"key":"1470_CR3","doi-asserted-by":"crossref","unstructured":"K.L. Chan, J. Zhu, I. Galton, A 150MS\/s 14-bit segmented DEM DAC with greater than 83\u00a0dB of SFDR across the Nyquist band, in IEEE Symposium VLSI Circuit (2007), pp. 200\u2013201","DOI":"10.1109\/VLSIC.2007.4342714"},{"issue":"12","key":"1470_CR4","doi-asserted-by":"publisher","first-page":"2051","DOI":"10.1109\/JSSC.2003.819163","volume":"38","author":"Y Cong","year":"2013","unstructured":"Y. Cong, R.L. Geiger, A 1.5-V 14-bit 100-MS\/s self-calibrated DAC. IEEE J. Solid State Circuit 38(12), 2051\u20132060 (2013)","journal-title":"IEEE J. Solid State Circuit"},{"issue":"3","key":"1470_CR5","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1109\/TBCAS.2012.2203819","volume":"7","author":"JR Cust\u00f3dio","year":"2013","unstructured":"J.R. Cust\u00f3dio, J. Goes, N. Paulino, J.P. Oliveira, E. Bruun, A 1.2-V 165-\u00b5W 0.29-mm2 multibit sigma-delta ADC for hearing aids using nonlinear DACs and with over 91\u00a0dB dynamic-range. IEEE Trans. Biomed. Circuits Syst. 7(3), 376\u2013385 (2013)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"3","key":"1470_CR6","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/4.910472","volume":"36","author":"E Fogelman","year":"2001","unstructured":"E. Fogelman, J. Welz, I. Galton, An audio ADC delta-sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC. IEEE J. Solid State Circuits 36(3), 339\u2013348 (2001)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1470_CR7","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TCSII.2010.2042131","volume":"57","author":"I Galton","year":"2010","unstructured":"I. Galton, Why dynamic-element-matching DACs work. IEEE Trans. Circuits Syst. II Expr. Briefs 57(2), 69\u201374 (2010)","journal-title":"IEEE Trans. Circuits Syst. II Expr. Briefs"},{"issue":"12","key":"1470_CR8","doi-asserted-by":"publisher","first-page":"1708","DOI":"10.1109\/4.808896","volume":"34","author":"AM Geert","year":"1999","unstructured":"A.M. Geert, J. Vandenbussche, W. Sansen, M.S.J. Steyaert, G.G.E. Gielen, A 14-bit intrinsic accuracy Q2 random walk CMOS DAC. IEEE J. Solid State Circuit 34(12), 1708\u20131718 (1999)","journal-title":"IEEE J. Solid State Circuit"},{"key":"1470_CR9","unstructured":"Q. Huang, P.A. Francese, C. Martelli, J. Nielsen, A 200 MS\/s 14 b 97 mW DAC in 0.18\u00a0\u03bcm CMOS, in IEEE International Solid-State Circuits Conference (2004), pp. 364\u2013532"},{"issue":"3","key":"1470_CR10","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1049\/ip-com:20045285","volume":"152","author":"I-S Hwang","year":"2005","unstructured":"I.-S. Hwang, W.-D. Tseng, I.-F. Huang, Integrated fault tolerant connections-scheduling for dilated Benes network. IET Proc. Commun. 152(3), 343\u2013348 (2005)","journal-title":"IET Proc. Commun."},{"key":"1470_CR11","unstructured":"B. Jewett, J. Liu, K. Poulton, A 1.2Gs\/s 15b DAC for precision signal generation, in IEEE International Digest of Technical Papers. Solid-State Circuits Conference (2005), pp. 110\u2013587"},{"issue":"5","key":"1470_CR12","doi-asserted-by":"publisher","first-page":"2125","DOI":"10.1007\/s00034-016-0406-4","volume":"36","author":"B Khazaeili","year":"2017","unstructured":"B. Khazaeili, M. Yavari, A simple structure for MASH \u03a3\u0394 modulators with highly reduced in-band quantization noise. Circuits Syst. Signal Process. 36(5), 2125\u20132153 (2017)","journal-title":"Circuits Syst. Signal Process."},{"issue":"12","key":"1470_CR13","doi-asserted-by":"publisher","first-page":"3248","DOI":"10.1109\/JSSC.2017.2734906","volume":"52","author":"T Kim","year":"2017","unstructured":"T. Kim, C. Han, N. Maghari, A 4th-order continuous-time delta-sigma modulator using 6-bit double noise-shaped quantizer. IEEE J. Solid State Circuits 52(12), 3248\u20133261 (2017)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"8","key":"1470_CR14","doi-asserted-by":"publisher","first-page":"2843","DOI":"10.1109\/TCSI.2019.2909173","volume":"66","author":"D Kong","year":"2019","unstructured":"D. Kong, I. Galton, Subsampling mismatch noise cancellation for high-speed continuous-time DACs. IEEE Trans. Circuits Syst. 66(8), 2843\u20132853 (2019)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"10","key":"1470_CR15","doi-asserted-by":"publisher","first-page":"2772","DOI":"10.1109\/JSSC.2018.2859401","volume":"53","author":"YS Kwak","year":"2018","unstructured":"Y.S. Kwak, K.I. Cho, H.J. Kim, S.H. Lee, G.C. Ahn, A 72.9-dB SNDR 20-MHz BW 2-2 discrete-time resolution-enhanced sturdy mash delta-sigma modulator using source-follower-based integrators. IEEE J. Solid State Circuits 53(10), 2772\u20132782 (2018)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"1470_CR16","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/JSSC.2014.2304364","volume":"49","author":"SC Lee","year":"2014","unstructured":"S.C. Lee, C. Yun, A 15-MHz bandwidth 1-0 MASH \u0394\u03a3 ADC with nonlinear memory error calibration achieving 85-dBc SFDR. IEEE J. Solid State Circuits 49(3), 695\u2013707 (2014)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"8","key":"1470_CR17","doi-asserted-by":"publisher","first-page":"3517","DOI":"10.1109\/TCOMM.2018.2816643","volume":"66","author":"B-C Lin","year":"2018","unstructured":"B.-C. Lin, S. Chen, Y. Huang, C.-T. Lea, Power minimization in microring-based benes networks. IEEE Trans. Commun. 66(8), 3517\u20133525 (2018)","journal-title":"IEEE Trans. Commun."},{"issue":"9","key":"1470_CR18","first-page":"5793","volume":"63","author":"E Nieminen","year":"2017","unstructured":"E. Nieminen, On quadratic permutation polynomials, turbo codes, and butterfly networks. IEEE Trans. Inf. Theory 63(9), 5793\u20135801 (2017)","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"6","key":"1470_CR19","doi-asserted-by":"publisher","first-page":"2299","DOI":"10.1007\/s00034-017-0681-8","volume":"37","author":"V O\u2019Brien","year":"2018","unstructured":"V. O\u2019Brien, A.G. Scanlan, B. Mullane, A reduced hardware ISI and mismatch shaping DEM decoder. Circuits Syst. Signal Process. 37(6), 2299\u20132317 (2018)","journal-title":"Circuits Syst. Signal Process."},{"issue":"7","key":"1470_CR20","doi-asserted-by":"publisher","first-page":"1064","DOI":"10.1109\/JSSC.2004.829923","volume":"39","author":"K O\u2019Sullivan","year":"2004","unstructured":"K. O\u2019Sullivan, C. Gorman, M. Hennessy, V. Callaghan, A 12-bit 320-MSample\/s current-steering CMOS D\/A converter in 0.44 mm2. IEEE J. Solid State Circuits 39(7), 1064\u20131072 (2004)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"1470_CR21","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/TCSI.2016.2601026","volume":"64","author":"J Remple","year":"2017","unstructured":"J. Remple, I. Galton, The effects of inter-symbol interference in dynamic element matching DACs. IEEE Trans. Circuits Syst. I Reg. Pap. 64(1), 14\u201323 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"7","key":"1470_CR22","doi-asserted-by":"publisher","first-page":"1740","DOI":"10.1109\/TCSI.2012.2230585","volume":"60","author":"P Rombouts","year":"2013","unstructured":"P. Rombouts, M.D. Bock, J.D. Maeyer, L. Weyten, A describing function study of saturated quantization and its application to the stability analysis of multi-bit sigma delta modulators. IEEE Trans. Circuits Syst. I Reg. Pap. 60(7), 1740\u20131752 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"5","key":"1470_CR23","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1109\/LSSC.2018.2875823","volume":"1","author":"E Roverato","year":"2018","unstructured":"E. Roverato, M. Kosunen, K. Cornelissens et al., Power-scalable dynamic element matching for a 3.4-GHz 9-bit \u0394\u03a3 RF-DAC in 16-nm FinFET. IEEE Solid State Circuits Lett. 1(5), 126\u2013129 (2018)","journal-title":"IEEE Solid State Circuits Lett."},{"issue":"5","key":"1470_CR24","doi-asserted-by":"publisher","first-page":"1325","DOI":"10.1109\/TCSI.2015.2407434","volume":"62","author":"A Sanyal","year":"2015","unstructured":"A. Sanyal, L. Chen, N. Sun, Dynamic element matching with signal-independent element transition rates for multibit \u0394\u03a3 modulators. IEEE Trans. Circuits Syst. I Reg. Pap. 62(5), 1325\u20131334 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"1470_CR25","unstructured":"W. Schofield, D. Mercer, L.S. Onge, A 16b 400MS\/s DAC with\u2009<\u2009-80dBc IMD to 300\u00a0MHz and\u2009<\u2009-160dBm\/Hz noise power spectral density, in IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers (2003), pp. 126\u2013482"},{"issue":"11","key":"1470_CR26","doi-asserted-by":"publisher","first-page":"713","DOI":"10.1049\/el.2017.1068","volume":"53","author":"Y Wang","year":"2017","unstructured":"Y. Wang, T. He, P. Silva, Y. Zhang, G.C. Temes, Wide-band high-accuracy \u0394\u03a3 ADC using segmented DAC with DWA and mismatch shaping. Electron. Lett. 53(11), 713\u2013714 (2017)","journal-title":"Electron. Lett."},{"issue":"2","key":"1470_CR27","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1109\/TIFS.2016.2612638","volume":"12","author":"B Wang","year":"2017","unstructured":"B. Wang, L. Liu, C. Deng, M. Zhu et al., Exploration of benes network in cryptographic processors: a random infection countermeasure for block ciphers against fault attacks. IEEE Trans. Inf. Forensics Secur. 12(2), 309\u2013322 (2017)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"4","key":"1470_CR28","doi-asserted-by":"publisher","first-page":"1161","DOI":"10.1109\/JSSC.2018.2888872","volume":"54","author":"B Wang","year":"2019","unstructured":"B. Wang, S.-W. Sin, S.-P.U.F. Maloberti, R.P. Martins, A 550-\u03bcW 20-kHz BW 100.8-dB SNDR linear exponential multi-bit incremental \u03a3\u0394 ADC With 256 clock cycles in 65-nm CMOS. IEEE J. Solid State Circuits 54(4), 1161\u20131172 (2019)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"12","key":"1470_CR29","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/TCSII.2002.807269","volume":"49","author":"J Welz","year":"2002","unstructured":"J. Welz, I. Galton, Necessary and sufficient conditions for mismatch shaping in a general class of multibit DACs. IEEE Trans. Circuit Syst. II Analog Dig. Sig. Proc. 49(12), 748\u2013759 (2002)","journal-title":"IEEE Trans. Circuit Syst. II Analog Dig. Sig. Proc."},{"issue":"3","key":"1470_CR30","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1109\/TCSII.2018.2859776","volume":"66","author":"Y Zhang","year":"2019","unstructured":"Y. Zhang, X. He, K.-P. Pun, An extremely linear multi-level DAC for continuous-time delta-sigma modulators. IEEE Trans. Circuits Syst. II Expr. Briefs 66(3), 367\u2013371 (2019)","journal-title":"IEEE Trans. Circuits Syst. II Expr. Briefs"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01470-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01470-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01470-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,10]],"date-time":"2021-06-10T23:16:47Z","timestamp":1623367007000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01470-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,11]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["1470"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01470-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,11]]},"assertion":[{"value":"20 July 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 May 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 May 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 June 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}