{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:31Z","timestamp":1740135751113,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T00:00:00Z","timestamp":1594166400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T00:00:00Z","timestamp":1594166400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","doi-asserted-by":"publisher","award":["RTI2018-097088-B-C33 (MINECO\/FEDER, UE)"],"award-info":[{"award-number":["RTI2018-097088-B-C33 (MINECO\/FEDER, UE)"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1007\/s00034-020-01493-9","type":"journal-article","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T21:02:53Z","timestamp":1594242173000},"page":"515-528","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10\u00a0MS\/s Pipelined ADC"],"prefix":"10.1007","volume":"40","author":[{"given":"Jose \u00c1.","family":"D\u00edaz-Madrid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2419-9275","authenticated-orcid":false,"given":"Gin\u00e9s","family":"Dom\u00e9nech-Asensi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 J.","family":"Mart\u00ednez-\u00c1lvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Zapata-P\u00e9rez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram\u00f3n","family":"Ruiz-Merino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,8]]},"reference":[{"key":"1493_CR1","doi-asserted-by":"publisher","first-page":"2485","DOI":"10.1109\/TCSI.2006.885983","volume":"53","author":"OA Adeniran","year":"2006","unstructured":"O.A. Adeniran, A. Demosthenous, An ultra-energy-efficient wide-bandwidth video pipeline ADC using optimized architectural partitioning. IEEE Trans. Circuits Syst. I Regul. Pap. 53, 2485\u20132497 (2006)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1493_CR2","doi-asserted-by":"publisher","first-page":"1338","DOI":"10.1109\/JSSC.2004.831477","volume":"39","author":"J Arias","year":"2004","unstructured":"J. Arias, V. Boccuzzi, L. Quintanilla, L. Enriquez, D. Bisbal, M. Banu, J. Barbolla, Low-power pipeline ADC for wireless LANs. IEEE J. Solid State Circuits 39, 1338\u20131340 (2004)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR3","volume-title":"CMOS Mixed-Signal Circuit Design","author":"RJ Baker","year":"2002","unstructured":"R.J. Baker, CMOS Mixed-Signal Circuit Design (IEEE Press, Wiley Interscience, New York, 2002)"},{"key":"1493_CR4","doi-asserted-by":"crossref","unstructured":"B. Bechen, T.v.d. Boom, D. Weiler, B.J. Hosticka, Theoretical and practical minimum of the power consumption of 3 ADCs in SC technique, in 18th European Conference on Circuit Theory and Design. Seville, Spain, pp. 444\u2013447 (2007)","DOI":"10.1109\/ECCTD.2007.4529628"},{"key":"1493_CR5","unstructured":"E.J. Bengt, Using figures-of-merit to evaluate measured A\/D-converter performance, in 2011 International Workshop on ADC Modelling, Testing and Data Converter Analysis and Design and IEEE 2011 ADC Forum. Orvieto, Italy (2011)"},{"key":"1493_CR6","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/TCSII.2010.2050948","volume":"57","author":"K Chandrashekar","year":"2010","unstructured":"K. Chandrashekar, M. Corsi, J. Fattaruso, B. Bakkaloglu, A 20-MS\/s to 40-MS\/s reconfigurable pipeline ADC implemented with parallel OTA scaling. IEEE Trans. Circuits Syst. II Express Briefs 57, 602\u2013606 (2010)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1493_CR7","doi-asserted-by":"publisher","first-page":"1254","DOI":"10.1049\/el.2010.1834","volume":"46","author":"MH Choi","year":"2010","unstructured":"M.H. Choi, G.C. Ahn, S.H. Lee, 12b 50 MSs 0.18 $$\\mu $$m CMOS ADC with highly linear input variable gain amplifier. Electron. Lett. 46, 1254\u20131256 (2010)","journal-title":"Electron. Lett."},{"key":"1493_CR8","doi-asserted-by":"publisher","first-page":"906","DOI":"10.1109\/TCSII.2003.820253","volume":"50","author":"O Choksi","year":"2003","unstructured":"O. Choksi, L.R. Carley, Analysis of switched-capacitor common-mode feedback circuit. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 50, 906\u2013917 (2003)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"1493_CR9","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/4.494191","volume":"31","author":"DW Cline","year":"1996","unstructured":"D.W. Cline, P.R. Gray, A power optimized 13-b 5 Msamples\/s pipelined analog-to-digital converter in 1.2 $$\\mu m$$ CMOS. IEEE J. Solid State Circuits 31, 294\u2013303 (1996)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR10","doi-asserted-by":"crossref","first-page":"e12055","DOI":"10.1002\/eng2.12055","volume":"1","author":"JA Diaz-Madrid","year":"2019","unstructured":"J.A. Diaz-Madrid, G. Domenech-Asensi, J. Hauer, L. Mateu, A low kickback fully differential dynamic comparator for pipeline analog-to-digital converters. Eng. Rep. 1, e12055 (2019)","journal-title":"Eng. Rep."},{"key":"1493_CR11","doi-asserted-by":"crossref","unstructured":"J.A. D\u00edaz-Madrid, G. Domenech-Asensi, J.A. Lopez-Alcantud, M. Oberst, An 11-bit 20-MSample\/s pipelined ADC with OTA bias current regulation to optimize power dissipation, in IEEE International Symposium on Circuits and Systems (ISCAS). Baltimore, USA, pp. 1\u20134 (2017)","DOI":"10.1109\/ISCAS.2017.8050484"},{"key":"1493_CR12","doi-asserted-by":"crossref","unstructured":"J.A. Diaz-Madrid, H. Neubauer, H. Hauer, G. Domenech-Asensi, R. Ruiz-Merino, Power reduction of a 12-bit 40-MS\/s pipeline ADC exploiting partial amplifier sharing, in Design, Automation & Test in Europe Conference & Exhibition. Nice, France, pp. 369\u2013373 (2009)","DOI":"10.1109\/DATE.2009.5090690"},{"key":"1493_CR13","doi-asserted-by":"crossref","unstructured":"B. Fang, J. Wu, A 10-Bit 200-MSs digitally-calibrated pipelined ADC using switching opamps, in IEEE International Symposium on Circuits and Systems (ISCAS). Seoul, South Korea, pp. 1042\u20131045 (2012)","DOI":"10.1109\/ISCAS.2012.6271406"},{"key":"1493_CR14","doi-asserted-by":"publisher","first-page":"1513","DOI":"10.1109\/82.746663","volume":"45","author":"J Goes","year":"1998","unstructured":"J. Goes, J.C. Vital, J.E. Franca, Systematic design for optimization of high-speed self-calibrated pipelined A\/D converters. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 45, 1513\u20131526 (1998)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"1493_CR15","unstructured":"H. Jia, G. Chen, H. Zhang, A low power 12-bit 40MSs pipelined ADC with digital calibration, in APCCAS IEEE Asia Pacific Conference on Circuits and Systems. Macao, China, pp. 137\u2013140 (2008)"},{"key":"1493_CR16","unstructured":"W. Jin, Q. Yulin, Analysis and design of fully differential gain-boosted telescopic cascode opamp, in Proceedings of 7th International Conference on Solid-State and Integrated Circuits Technology, pp. 1457\u20131460 (2004)"},{"key":"1493_CR17","doi-asserted-by":"publisher","first-page":"1589","DOI":"10.1109\/JSSC.2006.873888","volume":"41","author":"D Kurose","year":"2006","unstructured":"D. Kurose, T. Ito, T. Ueno, T. Yamaji, T. Itakura, 55-mW 200-MSPS 10-bit pipeline ADCs for wireless receiver. IEEE J. Solid State Circuits 41, 1589\u20131595 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR18","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1109\/82.769803","volume":"46","author":"PTF Kwok","year":"1999","unstructured":"P.T.F. Kwok, H.C. Luong, Power optimization for pipeline analog-to-digital converters. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 46, 549\u2013553 (1999)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"1493_CR19","doi-asserted-by":"publisher","first-page":"2127","DOI":"10.1109\/TCSI.2011.2112591","volume":"58","author":"KH Lee","year":"2011","unstructured":"K.H. Lee, K.S. Kim, S.H. Lee, A 12b 50 MS\/s 21.6 mW 0.18 um CMOS ADC maximally sharing capacitors and op-amps. IEEE Trans. Circuits Syst. I Regul. Pap. 58, 2127\u20132136 (2011)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1493_CR20","doi-asserted-by":"publisher","first-page":"883","DOI":"10.1109\/JSSC.2009.2013761","volume":"44","author":"B Lee","year":"2009","unstructured":"B. Lee, R.M. Tsang, A 10-bit 50 MS\/s pipelined ADC with capacitor-sharing and variable-$$g_{m}$$ opamp. IEEE J. Solid State Circuits 44, 883\u2013890 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR21","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/4.826813","volume":"35","author":"I Mehr","year":"2000","unstructured":"I. Mehr, L. Singer, A 55-mW, 10-bit, 40-Msample\/s Nyquist-rate CMOS ADC. IEEE J. Solid State Circuits 35, 318\u2013325 (2000)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR22","doi-asserted-by":"publisher","first-page":"2031","DOI":"10.1109\/JSSC.2003.819166","volume":"38","author":"BM Min","year":"2003","unstructured":"B.M. Min, P. Kim, F.W. Bowman, D.M. Boisvert, A.J. Aude, A 69-mW 10-bit 80-MSample\/s pipelined CMOS ADC. IEEE J. Solid State Circuits. 38, 2031\u20132039 (2003)","journal-title":"IEEE J. Solid State Circuits."},{"key":"1493_CR23","unstructured":"Y.I. Park, S. Karthikeyan, F. Tsay, E. Bartolome, A 10 b 100 MSample\/s CMOS pipelined ADC with 1.8 V power supply, in IEEE International Solid-State Circuits Conference. Digest of Technical Papers. San Francisco, CA, USA, pp. 130\u2013131 (2001)"},{"key":"1493_CR24","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TCSI.2011.2157746","volume":"58","author":"J Ruiz-Amaya","year":"2011","unstructured":"J. Ruiz-Amaya, M. Delgado-Restituto, A. Rodriguez-Vazquez, Transistor-level synthesis of pipeline analog-to-digital converters using a designspace reduction algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 58, 2816\u20132828 (2011)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1493_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8846-1","volume-title":"Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs","author":"J Ruiz-Amaya","year":"2011","unstructured":"J. Ruiz-Amaya, M. Delgado-Restituto, A. Rodr\u00edguez-V\u00e1zquez, Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs (Springer, Berlin, 2011)"},{"key":"1493_CR26","doi-asserted-by":"crossref","unstructured":"R.H. Walden, Analog-to-Digital Conversion in the Early Twenty-First Century. Wiley Encyclopedia of Computer Science and Engineering, vol 126\u2013138 (2008)","DOI":"10.1002\/9780470050118.ecse014"},{"key":"1493_CR27","doi-asserted-by":"publisher","first-page":"2780","DOI":"10.1109\/JSSC.2009.2028756","volume":"44","author":"H Wang","year":"2009","unstructured":"H. Wang, X. Wang, P.J. Hurst, S.H. Lewis, Nested digital background calibration of a 12-bit pipelined ADC without an input SHA. IEEE J. Solid State Circuits 44, 2780\u20132789 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR28","doi-asserted-by":"crossref","unstructured":"T. Yasue, et al., A 33 Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode, in IEEE International Solid-State Circuits Conference (ISSCC). San Francisco, CA, pp. 90\u201392 (2018)","DOI":"10.1109\/ISSCC.2018.8310198"},{"key":"1493_CR29","doi-asserted-by":"publisher","first-page":"1854","DOI":"10.1109\/4.545805","volume":"31","author":"PC Yu","year":"1996","unstructured":"P.C. Yu, H.S. Lee, A 2.5-V, 12-b, 5-MSample\/s pipelined CMOS ADC. IEEE J. Solid State Circuits 31, 1854\u20131861 (1996)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1493_CR30","doi-asserted-by":"publisher","first-page":"555","DOI":"10.1109\/TCSI.2011.2167272","volume":"59","author":"J Yuan","year":"2012","unstructured":"J. Yuan, S.W. Fung, K.Y. Chan, R. Xu, A 12-bit 20 MS\/s 56.3 mW pipelined ADC with interpolation-based nonlinear calibration. IEEE Trans. Circuits Syst. I Regul. Pap. 59, 555\u2013565 (2012)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01493-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01493-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01493-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T18:18:07Z","timestamp":1696357087000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01493-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,8]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,2]]}},"alternative-id":["1493"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01493-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,7,8]]},"assertion":[{"value":"10 December 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 June 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 June 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 July 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}