{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:10:33Z","timestamp":1761419433517,"version":"3.37.3"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T00:00:00Z","timestamp":1599696000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T00:00:00Z","timestamp":1599696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1007\/s00034-020-01535-2","type":"journal-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T18:03:52Z","timestamp":1599761032000},"page":"1152-1165","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Novel Technique to Produce Logic \u20181\u2019 in Multi-threshold Ternary Circuits Design"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4030-0804","authenticated-orcid":false,"given":"Seied Ali","family":"Hosseini","sequence":"first","affiliation":[]},{"given":"Esmail","family":"Roosta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,9,10]]},"reference":[{"key":"1535_CR1","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1186\/1556-276X-6-519","volume":"6","author":"M Bagherizadeh","year":"2011","unstructured":"M. Bagherizadeh, M. Eshghi, Two novel low-power and high-speed dynamic carbon nanotube full-adder cells. Nanoscale Res. Lett. 6, 519 (2011)","journal-title":"Nanoscale Res. Lett."},{"key":"1535_CR2","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.aeue.2019.04.012","volume":"105","author":"A Daraei","year":"2019","unstructured":"A. Daraei, S.A. Hosseini, Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics. AEU Int. J. Electron. Commun. 105, 145\u2013162 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1535_CR3","unstructured":"A.P. Dhande, V.T. Ingole, V.R. Ghiye, Ternary Digital System: Concepts and Applications. SM Medical Technologies Private Limited. (2014)"},{"key":"1535_CR4","doi-asserted-by":"publisher","DOI":"10.15598\/aeee.v17i3.3156","author":"S Etezadi","year":"2019","unstructured":"S. Etezadi, S.A. Hosseini, Novel ternary logic gates design in nanoelectronics. Adv. Electr. Electron. Eng. (2019). https:\/\/doi.org\/10.15598\/aeee.v17i3.3156","journal-title":"Adv. Electr. Electron. Eng."},{"key":"1535_CR5","unstructured":"A. Ghadiyani, A. Shahhoseini. A new ternary memory cell based on CNFETs using forced stack technique, in 3rd International Conference on Electrical Engineering (2018)"},{"key":"1535_CR6","doi-asserted-by":"publisher","first-page":"1920","DOI":"10.1007\/s00034-019-01235-6","volume":"39","author":"M Ghelichkhan","year":"2019","unstructured":"M. Ghelichkhan, S.A. Hosseini, S.H. Pishgar Komleh, Multi-digit binary-to-quaternary and quaternary-to-binary converters and their applications in nanoelectronics. Circuits Syst. Signal Process. 39, 1920\u20131942 (2019)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR7","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.1985.1052354","volume":"20","author":"A Heung","year":"1985","unstructured":"A. Heung, H.T. Mouftah, Depletion\/enhancement CMOS for a low power family of three-valued logic circuits. IEEE J. Solid-State Circuits 20, 609\u2013616 (1985)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1535_CR8","first-page":"104821","volume":"102","author":"SA Hosseini","year":"2020","unstructured":"S.A. Hosseini, E. Roosta, A novel low complexity and energy-efficient method to implement quaternary logic function in nanoelectronics. Circuits Syst. Signal Process. 102, 104821 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR9","first-page":"1751","volume":"24","author":"SA Hosseini","year":"2020","unstructured":"S.A. Hosseini, S. Etezadi, Novel low storage power and high noise margin ternary memory cell in nanoelectronics. IET Circuits Dev. Syst. 24, 1751\u20138598 (2020)","journal-title":"IET Circuits Dev. Syst."},{"key":"1535_CR10","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/s00034-019-01158-2","volume":"39","author":"SA Hosseini","year":"2020","unstructured":"S.A. Hosseini, S. Etezadi, A novel very low-complexity multi-valued logic comparator in nanoelectronics. Circuits Syst. Signal Process. 39, 223\u2013244 (2020)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR11","unstructured":"J. Huang, M. Zhu, P. Guptay, Sh. Yang, S.M. Rubinz, G. Garretz, J. He. A CAD Tool for design and analysis of CNFET circuits, in IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC). pp. 1\u20134 (2010)"},{"key":"1535_CR12","doi-asserted-by":"publisher","DOI":"10.1109\/temc.2017.2788500","author":"MR Khezeli","year":"2018","unstructured":"M.R. Khezeli, M.H. Moaiyeri, A. Jalali, Active shielding of MWCNT bundle interconnects: an efficient approach to cancellation of crosstalk-induced functional failures in ternary logic. IEEE Trans. Electromagn. Compat. (2018). https:\/\/doi.org\/10.1109\/temc.2017.2788500","journal-title":"IEEE Trans. Electromagn. Compat."},{"key":"1535_CR13","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/TVLSI.2018.2869761","volume":"27","author":"MR Khezeli","year":"2019","unstructured":"M.R. Khezeli, M.H. Moaiyeri, A. Jalali, Comparative analysis of imultaneous switching noise effects in MWCNT bundle and Cu power interconnects in CNFET-based ternary circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27, 37\u201346 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1535_CR14","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4, 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1535_CR15","first-page":"217","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y. Kim, F. Lombardi, CNFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. 10, 217\u2013225 (2011)","journal-title":"IEEE Trans."},{"key":"1535_CR16","doi-asserted-by":"publisher","first-page":"875","DOI":"10.1007\/s00034-015-0084-7","volume":"35","author":"MS Mastoori","year":"2016","unstructured":"M.S. Mastoori, F. Razaghian, A novel energy-efficient ternary successor and predecessor using CNTFET. Circuits Syst. Signal Process. 35, 875\u2013895 (2016)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR17","doi-asserted-by":"publisher","first-page":"1238","DOI":"10.1016\/j.mejo.2013.08.010","volume":"44","author":"RF Mirzaee","year":"2013","unstructured":"R.F. Mirzaee et al., Differential cascode voltage switch (DCVS) strategies by CNFET technology for standard ternary logic. Microelectron. J. 44, 1238 (2013)","journal-title":"Microelectron. J."},{"key":"1535_CR18","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1049\/iet-cdt.2013.0023","volume":"7","author":"MH Moaiyeri","year":"2013","unstructured":"M.H. Moaiyeri et al., A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits. IET Comput. Digital Tech. 7, 167\u2013181 (2013)","journal-title":"IET Comput. Digital Tech."},{"key":"1535_CR19","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri et al., Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Dev. Syst. 5, 285\u2013296 (2011)","journal-title":"IET Circuits Dev. Syst."},{"key":"1535_CR20","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1080\/00207217.2011.623269","volume":"99","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, R. Mirzaee, K. Navi, A. Momeni, Design and analysis of a high-performance CNFET-based Full Adder. Int. J. Electron. 99, 113\u2013130 (2012)","journal-title":"Int. J. Electron."},{"key":"1535_CR21","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1149\/2.0111805jss","volume":"7","author":"MH Moaiyeri","year":"2018","unstructured":"M.H. Moaiyeri, Z. Hajmohammadi, M.R. Khezeli, A. Jalali, Effective reduction in crosstalk effects in quaternary integrated circuits using mixed carbon nanotube bundle interconnects. ECS J. Solid State Sci. Technol. 7, 69\u201376 (2018)","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"1535_CR22","doi-asserted-by":"publisher","DOI":"10.1109\/temc.2018.2863378","author":"MH Moaiyeri","year":"2018","unstructured":"M.H. Moaiyeri, Z.M. Taheri, M.R. Khezeli, A. Jalali, Efficient passive shielding of MWCNT interconnects to reduce crosstalk effects in multiple-valued logic circuits. IEEE Trans. Electromag. Comp. (2018). https:\/\/doi.org\/10.1109\/temc.2018.2863378","journal-title":"IEEE Trans. Electromag. Comp."},{"key":"1535_CR23","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1016\/j.aeue.2019.07.008","volume":"109","author":"K Rahbari","year":"2019","unstructured":"K. Rahbari, S.A. Hosseini, Novel ternary D-Flip-Flap-Flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107\u2013120 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1535_CR24","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4, 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1535_CR25","doi-asserted-by":"publisher","first-page":"4056","DOI":"10.1007\/s00034-019-01039-8","volume":"38","author":"E Roosta","year":"2019","unstructured":"E. Roosta, S.A. Hosseini, A novel multiplexer-based quaternary full adder in nanoelectronics. Circuits Syst. Signal Process. 38, 4056\u20134078 (2019)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR26","doi-asserted-by":"crossref","unstructured":"M. Shahangian, S. A Hosseini, R.Faghih Mirzaee, A universal method for designing multi-digit ternary-to-binary converter using CNTFET. J. Circuits, Syst. Comput. 1793\u20136454 (2019)","DOI":"10.1142\/S0218126620501960"},{"key":"1535_CR27","doi-asserted-by":"publisher","first-page":"2544","DOI":"10.1007\/s00034-018-0977-3","volume":"38","author":"M Shahangian","year":"2019","unstructured":"M. Shahangian, S.A. Hosseini, S.H. PishgarKomleh, Design of a multi-digit binary-to-ternary converter based on CNTFETs. Circuits Syst. Signal Process. 38, 2544\u20132563 (2019)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR28","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. Int. J. Electron. Commun. (AE\u00dc) 93, 191\u2013207 (2018)","journal-title":"Int. J. Electron. Commun. (AE\u00dc)"},{"key":"1535_CR29","first-page":"67","volume":"80","author":"A Singh","year":"2017","unstructured":"A. Singh, M. Khosla, B. Raj, Design and analysis of electrostatic doped Schottky barrier CNFET based low power SRAM. AEU: Int. J. Electron. Commun. 80, 67\u201372 (2017)","journal-title":"AEU: Int. J. Electron. Commun."},{"key":"1535_CR30","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1109\/TNANO.2013.2251350","volume":"12","author":"K Sridharan","year":"2013","unstructured":"K. Sridharan, S. Gurindagunta, V. Pudi, Efficient multiternary digit adder design in CNFET technology. IEEE Trans. Nanotechnol. 12, 283\u2013287 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1535_CR31","unstructured":"Stanford University CNFET model Website. Stanford University, Stanford, CA [Online]. Available: http:\/\/nano.stanford.edu\/model.php?id=23 (2008)"},{"key":"1535_CR32","doi-asserted-by":"crossref","unstructured":"S. Tabrizchi, F. Sharifi, Z.M. Saifulla, A.H. Badawy. Enabling Energy-Efficient Ternary Logic Gates using CNFETs, in 17th IEEE International Conference on Nanotechnology (2017)","DOI":"10.1109\/NANO.2017.8117467"},{"key":"1535_CR33","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1049\/iet-cds.2018.5036","volume":"2","author":"S Tabrizchi","year":"2019","unstructured":"S. Tabrizchi, M.R. Taheri, K. Navi, N. Bagherzadeh, Novel CNFET ternary circuit techniques for high-performance and energy efficient design. IET Circuits Devices Syst. 2, 193\u2013202 (2019)","journal-title":"IET Circuits Devices Syst."},{"key":"1535_CR34","doi-asserted-by":"publisher","first-page":"4280","DOI":"10.1007\/s00034-019-01063-8","volume":"38","author":"M Takbiri","year":"2019","unstructured":"M. Takbiri et al., Analytical review of noise margin in MVL, Clarification of a deceptive matter. Circuits Syst. Signal Process. 38, 4280 (2019)","journal-title":"Circuits Syst. Signal Process."},{"key":"1535_CR35","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/j.mejo.2018.02.004","volume":"75","author":"C Vudadha","year":"2018","unstructured":"C. Vudadha, S.P. Parlapalli, M.B. Srinivas, Energy efficient design of CNFET-based multi-digit ternary adders. Microelectron. J. 75, 75\u201386 (2018)","journal-title":"Microelectron. J."},{"key":"1535_CR36","volume-title":"CMOS VLSI design a circuits and systems perspective","author":"NHE Weste","year":"2009","unstructured":"N.H.E. Weste, D.M. Harris, CMOS VLSI design a circuits and systems perspective (Addison-Wesley, Boston, 2009)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01535-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01535-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01535-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,9]],"date-time":"2021-09-09T23:34:11Z","timestamp":1631230451000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01535-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,10]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,3]]}},"alternative-id":["1535"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01535-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,9,10]]},"assertion":[{"value":"8 August 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 August 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 August 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 September 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}