{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:45Z","timestamp":1740135765347,"version":"3.37.3"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T00:00:00Z","timestamp":1600560000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T00:00:00Z","timestamp":1600560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","award":["9(1)\/2014-MDD"],"award-info":[{"award-number":["9(1)\/2014-MDD"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s00034-020-01546-z","type":"journal-article","created":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T17:02:32Z","timestamp":1600621352000},"page":"1569-1588","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Vector-Controlled Variable Delay Circuit to Develop Near-Symmetric Output Rise\/Fall Time"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1968-1622","authenticated-orcid":false,"given":"Pritam","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Bidyut K.","family":"Bhattacharyya","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4775-8591","authenticated-orcid":false,"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,9,20]]},"reference":[{"unstructured":"90nm CMOS (2020). https:\/\/www.eit.lth.se\/cadsys\/umc90B15.html [Online]","key":"1546_CR1"},{"issue":"1","key":"1546_CR2","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1023\/A:1008359721539","volume":"18","author":"P Andreani","year":"1999","unstructured":"P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, A digitally controlled shunt capacitor cmos delay line. Analog Integr. Circuits Signal Process. 18(1), 89\u201396 (1999)","journal-title":"Analog Integr. Circuits Signal Process."},{"doi-asserted-by":"crossref","unstructured":"J. Cortadella, S.S. Sapatnekar, Static timing analysis. Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology, p. 133 (2016)","key":"1546_CR3","DOI":"10.1201\/b19714-8"},{"unstructured":"I.M. Design, Essential layout techniques christopher saint. Judy Saint McGraw-Hill (2002)","key":"1546_CR4"},{"doi-asserted-by":"crossref","unstructured":"A.K. Dwivedi, M. Guduri, R. Mehra, A. Islam. A monotonic digitally controlled delay element-based programmable trigger pulse generator, in Proceedings of the Second International Conference on Computer and Communication Technologies (Springer, 2016), pp. 365\u2013374","key":"1546_CR5","DOI":"10.1007\/978-81-322-2517-1_36"},{"unstructured":"R.L. Geiger, P.E. Allen, N.R. Strader, Vlsi design techniques for analog and digital circuits (1990)","key":"1546_CR6"},{"unstructured":"O. Hassan, Formal timing analysis of digital circuits. PhD thesis, Department of Electrical Engineering A thesis submitted in partial ... (2018)","key":"1546_CR7"},{"issue":"2","key":"1546_CR8","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1109\/JSSC.2013.2289893","volume":"49","author":"A Homayoun","year":"2013","unstructured":"A. Homayoun, B. Razavi, Relation between delay line phase noise and ring oscillator phase noise. IEEE J. Solid-State Circuits 49(2), 384\u2013391 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"1546_CR9","doi-asserted-by":"publisher","first-page":"1218","DOI":"10.1109\/4.5947","volume":"23","author":"MG Johnson","year":"1988","unstructured":"M.G. Johnson, E.L. Hudson, A variable delay line pll for cpu-coprocessor synchronization. IEEE J. Solid-State Circuits 23(5), 1218\u20131223 (1988)","journal-title":"IEEE J. Solid-State Circuits"},{"unstructured":"S.M. Kang, Y. Leblebici, CMOS digital integrated circuits. Tata McGraw-Hill Education (2003)","key":"1546_CR10"},{"issue":"4","key":"1546_CR11","doi-asserted-by":"publisher","first-page":"942","DOI":"10.1109\/4.58286","volume":"25","author":"LS Kim","year":"1990","unstructured":"L.S. Kim, R.W. Dutton, Metastability of cmos latch\/flip-flop. IEEE J. Solid-State Circuits 25(4), 942\u2013951 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"S.B. Kobenge, H. Yang, A power efficient digitally programmable delay element for low power vlsi applications. in 2009 1st Asia Symposium on Quality Electronic Design (IEEE, 2009), pp. 83\u201387","key":"1546_CR12","DOI":"10.1109\/ASQED.2009.5206292"},{"doi-asserted-by":"crossref","unstructured":"N.R. Mahapatra, A. Tareen, S.V. Garimella, Comparison and analysis of delay elements. in The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002 (IEEE, 2002), vol. 2, pp. II\u2013II","key":"1546_CR13","DOI":"10.1109\/MWSCAS.2002.1186901"},{"issue":"19","key":"1546_CR14","doi-asserted-by":"publisher","first-page":"1323","DOI":"10.1049\/el.2010.1767","volume":"46","author":"P Martin-Gonthier","year":"2010","unstructured":"P. Martin-Gonthier, E. Havard, P. Magnan, Custom transistor layout design techniques for random telegraph signal noise reduction in cmos image sensors. Electron. Lett. 46(19), 1323\u20131324 (2010)","journal-title":"Electron. Lett."},{"issue":"5","key":"1546_CR15","doi-asserted-by":"publisher","first-page":"871","DOI":"10.1109\/TVLSI.2003.810787","volume":"11","author":"M Maymandi-Nejad","year":"2003","unstructured":"M. Maymandi-Nejad, M. Sachdev, A digitally programmable delay element: design and analysis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(5), 871\u2013878 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"1546_CR16","doi-asserted-by":"publisher","first-page":"2212","DOI":"10.1109\/JSSC.2005.857370","volume":"40","author":"M Maymandi-Nejad","year":"2005","unstructured":"M. Maymandi-Nejad, M. Sachdev, A monotonic digitally controlled delay element. IEEE J. Solid-State Circuits 40(11), 2212\u20132219 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"1546_CR17","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1080\/0950069930150310","volume":"15","author":"R Millar","year":"1993","unstructured":"R. Millar, T. King, Students\u2019 understanding of voltage in simple series electric circuits. Int. J. Sci. Educ. 15(3), 339\u2013349 (1993)","journal-title":"Int. J. Sci. Educ."},{"issue":"2","key":"1546_CR18","first-page":"06","volume":"3","author":"AJ Mondal","year":"2017","unstructured":"A.J. Mondal, A. Majumder, B.K. Bhattacharyya, P. Chakraborty, A process aware delay circuit with reduce impact of input switching at ghz frequencies. IEEE VLSI Circuits Syst. Lett. 3(2), 06\u201312 (2017)","journal-title":"IEEE VLSI Circuits Syst. Lett."},{"issue":"18","key":"1546_CR19","doi-asserted-by":"publisher","first-page":"1658","DOI":"10.1049\/el:19961149","volume":"32","author":"G Moyer","year":"1996","unstructured":"G. Moyer, M. Clements, W. Liu, Precise delay generation using the vernier technique. Electron. Lett. 32(18), 1658\u20131659 (1996)","journal-title":"Electron. Lett."},{"doi-asserted-by":"crossref","unstructured":"K. Nose, S.I. Chae, T. Sakurai. Voltage dependent gate capacitance and its impact in estimating power and delay of cmos digital circuits with low supply voltage, in Proceedings of the 2000 International Symposium on Low Power Electronics and Design pp. 228\u2013230 (2000)","key":"1546_CR20","DOI":"10.1145\/344166.344601"},{"unstructured":"R.C. Quantus (2020), https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/silicon-signoff\/quantus-extraction-solution.html [Online]","key":"1546_CR21"},{"issue":"2","key":"1546_CR22","first-page":"59","volume":"4","author":"A Sadhu","year":"2014","unstructured":"A. Sadhu, P. Bhattacharjee, S. Koley, Performance estimation of vlsi design. J. VLSI Des. Tools Technol. 4(2), 59\u201366 (2014)","journal-title":"J. VLSI Des. Tools Technol."},{"doi-asserted-by":"crossref","unstructured":"M. Sanaullah, M.H. Chowdhury. Analysis of rlc interconnect delay modelusing second order approximation. in 2014 IEEE International Symposium on Circuits and Systems (ISCAS) (IEEE, 2014), pp. 2756\u20132759","key":"1546_CR23","DOI":"10.1109\/ISCAS.2014.6865744"},{"doi-asserted-by":"crossref","unstructured":"M. Sanaullah, M.H. Chowdhury. A new real pole delay model for rlc interconnect using second order approximation. in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) (IEEE, 2014), pp. 238\u2013241","key":"1546_CR24","DOI":"10.1109\/MWSCAS.2014.6908396"},{"doi-asserted-by":"crossref","unstructured":"M. Sasaki, N.N.M. Khanh, K. Asada. A circuit for on-chip skew adjustment with jitter and setup time measurement. in 2010 IEEE Asian Solid-State Circuits Conference (IEEE, 2010), pp. 1\u20134","key":"1546_CR25","DOI":"10.1109\/ASSCC.2010.5716594"},{"unstructured":"S. Tewksbury, 4.3 application-specific integrated circuits. Electronics, Power Electronics, Optoelectronics, Microwaves, Electromagnetics, and Radar (2018)","key":"1546_CR26"},{"issue":"6","key":"1546_CR27","doi-asserted-by":"publisher","first-page":"1831","DOI":"10.1109\/TVLSI.2017.2654921","volume":"25","author":"MS Ullah","year":"2017","unstructured":"M.S. Ullah, M.H. Chowdhury, Analytical models of high-speed rlc interconnect delay for complex and real poles. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(6), 1831\u20131841 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"unstructured":"Q. Xiang, Cmos with strained silicon channel nmos and silicon germanium channel pmos. US Patent 6,600,170 (2003)","key":"1546_CR28"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01546-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01546-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01546-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T06:06:48Z","timestamp":1723615608000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01546-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,20]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["1546"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01546-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,9,20]]},"assertion":[{"value":"19 December 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 September 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 September 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 September 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with Ethical Standards"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}