{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T06:06:20Z","timestamp":1743401180246,"version":"3.37.3"},"reference-count":64,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T00:00:00Z","timestamp":1603843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T00:00:00Z","timestamp":1603843200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1007\/s00034-020-01571-y","type":"journal-article","created":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T22:02:41Z","timestamp":1603922561000},"page":"2335-2360","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices"],"prefix":"10.1007","volume":"40","author":[{"given":"Mart\u00edn","family":"V\u00e1zquez","sequence":"first","affiliation":[]},{"given":"Marcelo","family":"Tosini","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4525-419X","authenticated-orcid":false,"given":"Lucas","family":"Leiva","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,10,28]]},"reference":[{"key":"1571_CR1","doi-asserted-by":"crossref","unstructured":"A. Amaricai, O. Boncalo, Fpga implementation of very high radix square root with prescaling, in 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), pp. 221\u2013224. IEEE (2012)","DOI":"10.1109\/ICECS.2012.6463761"},{"key":"1571_CR2","doi-asserted-by":"crossref","unstructured":"J.M. Anderson, C. Tsen, L.K. Wang, K. Compton, J.M. Schulte, Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions, in 2009 IEEE International Conference on Computer Design, pp. 465\u2013471. IEEE (2009)","DOI":"10.1109\/ICCD.2009.5413114"},{"key":"1571_CR3","unstructured":"F. Batista, Decimal data type. World Wide Web. http:\/\/www.python.org\/dev\/peps\/pep-0327, version 62268 (2003). Accessed 20 Feb 2020"},{"key":"1571_CR4","doi-asserted-by":"crossref","unstructured":"M. Bhat, J. Crawford, R. Morin, K. Shiv, Performance characterization of decimal arithmetic in commercial java workloads, in 2007 IEEE International Symposium on Performance Analysis of Systems & Software, pp. 54\u201361. IEEE (2007)","DOI":"10.1109\/ISPASS.2007.363736"},{"issue":"3","key":"1571_CR5","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1049\/el:19990178","volume":"35","author":"P Corsonello","year":"1999","unstructured":"P. Corsonello, S. Perri, High performance square rooting circuit using hybrid radix-2 adders. Electron. Lett. 35(3), 185\u2013186 (1999)","journal-title":"Electron. Lett."},{"key":"1571_CR6","unstructured":"M. Cowlishaw, The decnumber library, v3. 68. World Wide Web http:\/\/speleotrove.com\/decimal\/decnumber.pdf (2010). Accessed 2 Feb 2020"},{"key":"1571_CR7","unstructured":"M.F. Cowlishaw, Decimal floating-point: Algorism for computers. In: Proceedings 2003 16th IEEE Symposium on Computer Arithmetic, pp. 104\u2013111. IEEE (2003)"},{"key":"1571_CR8","unstructured":"P. Crismer, Eiffel decimal arithmetic library. World Wide Web. http:\/\/www.gobosoft.com\/eiffel\/gobo\/math\/decimal\/index.html (2019). Accessed 18 Feb 2020"},{"key":"1571_CR9","unstructured":"D. Currie, Lua decnumber library. World Wide Web. http:\/\/files.luaforge.net\/releases\/ldecnumber\/ldecnumber\/ldecNumber-21, version 21 (2007). Accessed 19 Jan 2020"},{"key":"1571_CR10","doi-asserted-by":"crossref","unstructured":"F. De\u00a0Dinechin, M. Joldes, B. Pasca, G. Revy, Multiplicative square root algorithms for fpgas, in 2010 International Conference on Field Programmable Logic and Applications, pp. 574\u2013577. IEEE (2010)","DOI":"10.1109\/FPL.2010.112"},{"key":"1571_CR11","doi-asserted-by":"crossref","unstructured":"N. Dlodlo, M. Mofolo, L. Masoane, S. Mncwabe, G. Sibiya, L. Mboweni, Research trends in existing technologies that are building blocks to the internet of things. in Innovations and Advances in Computing, Informatics, Systems Sciences, Networking and Engineering, pp. 539\u2013548. Springer (2015)","DOI":"10.1007\/978-3-319-06773-5_72"},{"issue":"1.2","key":"1571_CR12","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1147\/rd.511.0217","volume":"51","author":"AY Duale","year":"2007","unstructured":"A.Y. Duale, M.H. Decker, H.G. Zipperer, M. Aharoni, T.J. Bohizic, Decimal floating-point in z9: an implementation and testing perspective. IBM J. Res. Develop. 51(1.2), 217\u2013227 (2007)","journal-title":"IBM J. Res. Develop."},{"issue":"6","key":"1571_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1147\/rd.516.0663","volume":"51","author":"L Eisen","year":"2007","unstructured":"L. Eisen, J. Ward, H.W. Tast, N. Mading, J. Leenstra, S.M. Mueller, C. Jacobi, J. Preiss, E.M. Schwarz, S.R. Carlough, Ibm power6 accelerators: Vmx and dfu. IBM J. Res. Develop. 51(6), 1\u201321 (2007)","journal-title":"IBM J. Res. Develop."},{"key":"1571_CR14","unstructured":"M. Ercegovac, J.M. Muller, Digit-recurrence algorithms for division and square root with limited precision primitives, in The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, vol.\u00a02, pp. 1440\u20131444. IEEE (2003)"},{"key":"1571_CR15","volume-title":"Digital Arithmetic","author":"MD Ercegovac","year":"2004","unstructured":"M.D. Ercegovac, T. Lang, Digital Arithmetic (Elsevier, Amsterdam, 2004)"},{"key":"1571_CR16","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and fpga implementation of radix-10 algorithm for square root with limited precision primitives, in 2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers, pp. 935\u2013939. IEEE (2009)","DOI":"10.1109\/ACSSC.2009.5470015"},{"key":"1571_CR17","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and fpga implementation of radix-10 combined division\/square root algorithm with limited precision primitives, in 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, pp. 87\u201391. IEEE (2010)","DOI":"10.1109\/ACSSC.2010.5757473"},{"key":"1571_CR18","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Shared implementation of radix-10 and radix-16 square root algorithm with limited precision primitives, in 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), pp. 345\u2013349. IEEE (2012)","DOI":"10.1109\/ACSSC.2012.6489021"},{"key":"1571_CR19","doi-asserted-by":"crossref","unstructured":"J. Fandrianto, Algorithm for high speed shared radix 4 division and radix 4 square-root, in 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH), pp. 73\u201379. IEEE (1987)","DOI":"10.1109\/ARITH.1987.6158696"},{"key":"1571_CR20","unstructured":"J. Fandrianto, Algorithm for high speed shared radix 8 division and radix 8 square root, in Proceedings of 9th Symposium on Computer Arithmetic, pp. 68\u201375 (1989)"},{"issue":"12","key":"1571_CR21","doi-asserted-by":"publisher","first-page":"4195","DOI":"10.1007\/s00034-015-0215-1","volume":"35","author":"A Hosseiny","year":"2016","unstructured":"A. Hosseiny, G. Jaberipur, Decimal square root: algorithm and hardware implementation. Circuits Syst. Sig. Process. 35(12), 4195\u20134219 (2016)","journal-title":"Circuits Syst. Sig. Process."},{"key":"1571_CR22","doi-asserted-by":"publisher","unstructured":"IEEE: Ieee standard for floating-point arithmetic. IEEE Std 754-2008 pp. 1\u201370 (2008). https:\/\/doi.org\/10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"key":"1571_CR23","first-page":"8887","volume":"975","author":"A Jena","year":"2016","unstructured":"A. Jena, S.K. Panda, Fpga-vhdl implementation of pipelined square root circuit for vlsi signal processing applications. Int. J. Comp. Appl. 975, 8887 (2016)","journal-title":"Int. J. Comp. Appl."},{"key":"1571_CR24","doi-asserted-by":"crossref","unstructured":"K. Jun, E.E. Swartzlander, Improved non-restoring square root algorithm with dual path calculation, in 2014 48th Asilomar Conference on Signals, Systems and Computers, pp. 1243\u20131246. IEEE (2014)","DOI":"10.1109\/ACSSC.2014.7094658"},{"issue":"1","key":"1571_CR25","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/12.250608","volume":"43","author":"H Kabuo","year":"1994","unstructured":"H. Kabuo, T. Taniguchi, A. Miyoshi, H. Yamashita, M. Urano, H. Edamatsu, S. Kuninobu, Accurate rounding scheme for the newton-raphson method using redundant binary representation. IEEE Trans. Comp. 43(1), 43\u201351 (1994)","journal-title":"IEEE Trans. Comp."},{"issue":"5","key":"1571_CR26","doi-asserted-by":"publisher","first-page":"2137","DOI":"10.1007\/s00034-013-9586-3","volume":"32","author":"A Kaivani","year":"2013","unstructured":"A. Kaivani, S.B. Ko, Decimal srt square root: algorithm and architecture. Circuits Syst. Sig. Process. 32(5), 2137\u20132150 (2013)","journal-title":"Circuits Syst. Sig. Process."},{"key":"1571_CR27","unstructured":"M. Kavis, The internet of things will radically change your big data strategy (2014). http:\/\/www.forbes.com\/sites\/mikekavis\/2014\/06\/26\/the-internet-of-things-will-radically-change-your-big-data-strategy\/. Accessed 17 Feb 2020"},{"key":"1571_CR28","doi-asserted-by":"crossref","unstructured":"T.J. Kwon, J. Draper, Floating-point division and square root implementation using a taylor-series expansion algorithm with reduced look-up tables, in: 2008 51st Midwest Symposium on Circuits and Systems, pp. 954\u2013957. IEEE (2008)","DOI":"10.1109\/ICECS.2008.4674950"},{"key":"1571_CR29","unstructured":"LabSET: Vhdl implementation of radix-10 restoring square root (2019). https:\/\/github.com\/LabSET-UNICEN\/radix-10_sqrt"},{"key":"1571_CR30","doi-asserted-by":"crossref","unstructured":"S. Lachowicz, H.J. Pfleiderer, Fast evaluation of the square root and other nonlinear functions in fpga, in 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), pp. 474\u2013477. IEEE (2008)","DOI":"10.1109\/DELTA.2008.119"},{"key":"1571_CR31","unstructured":"T. Lang, P. Montuschi, Very-high radix combined division and square root with prescaling and selection by rounding, in Proceedings of the 12th Symposium on Computer Arithmetic, pp. 124\u2013131. IEEE (1995)"},{"issue":"8","key":"1571_CR32","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1109\/12.795124","volume":"48","author":"T Lang","year":"1999","unstructured":"T. Lang, P. Montuschi, Very high radix square root with prescaling and rounding and a combined division\/square root unit. IEEE Trans. Comp. 48(8), 827\u2013841 (1999)","journal-title":"IEEE Trans. Comp."},{"key":"1571_CR33","unstructured":"Y. Li, W. Chu, A new non-restoring square root algorithm and its vlsi implementations, in:Proceedings International Conference on Computer Design. VLSI in Computers and Processors, pp. 538\u2013544. IEEE (1996)"},{"key":"1571_CR34","unstructured":"Y. Li, W. Chu, Implementation of single precision floating point square root on fpgas, in Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No. 97TB100186), pp. 226\u2013232. IEEE (1997)"},{"key":"1571_CR35","unstructured":"Y. Li, W. Chu, Parallel-array implementations of a non-restoring square root algorithm, in Proceedings International Conference on Computer Design VLSI in Computers and Processors, pp. 690\u2013695. IEEE (1997)"},{"key":"1571_CR36","unstructured":"S.E. McQuillan, J.V. McCanny, R. Hamill, New algorithms and vlsi architectures for srt division and square root, in Proceedings of IEEE 11th Symposium on Computer Arithmetic, pp. 80\u201386. IEEE (1993)"},{"issue":"2","key":"1571_CR37","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1109\/12.204797","volume":"42","author":"P Montuschi","year":"1993","unstructured":"P. Montuschi, L. Ciminiera, Reducing iteration time when result digit is zero for radix 2 srt division and square root with redundant remainders. IEEE Trans. Comp. 42(2), 239\u2013246 (1993)","journal-title":"IEEE Trans. Comp."},{"key":"1571_CR38","doi-asserted-by":"crossref","unstructured":"A. Nannarelli, Decimal engine for energy-efficient multicore processors, in 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136. IEEE (2014)","DOI":"10.1109\/VLSI-SoC.2014.7004176"},{"key":"1571_CR39","first-page":"512583","volume-title":"Computer arithmetic: algorithms and hardware designsComputer arithmetic: Algorithms and hardware designs","author":"B Parhami","year":"2000","unstructured":"B. Parhami, Computer arithmetic: algorithms and hardware designsComputer arithmetic: Algorithms and hardware designs (Oxford University Press, Oxford, OxfordOxford, 2000), pp. 512583\u2013512585"},{"issue":"12","key":"1571_CR40","doi-asserted-by":"publisher","first-page":"1377","DOI":"10.1109\/TC.2002.1146704","volume":"51","author":"JA Pineiro","year":"2002","unstructured":"J.A. Pineiro, J.D. Bruguera, High-speed double-precision computation of reciprocal, division, square root, and inverse square root. IEEE Trans. Comp. 51(12), 1377\u20131388 (2002)","journal-title":"IEEE Trans. Comp."},{"key":"1571_CR41","doi-asserted-by":"crossref","unstructured":"A. Rahman et\u00a0al., New efficient hardware design methodology for modified non-restoring square root algorithm. In: 2014 International Conference on Informatics, Electronics & Vision (ICIEV), pp. 1\u20136. IEEE (2014)","DOI":"10.1109\/ICIEV.2014.6850816"},{"issue":"8","key":"1571_CR42","doi-asserted-by":"publisher","first-page":"837","DOI":"10.1109\/TC.1972.5009039","volume":"100","author":"CV Ramamoorthy","year":"1972","unstructured":"C.V. Ramamoorthy, J.R. Goodman, K. Kim, Some properties of iterative square-rooting methods using high-speed multiplication. IEEE Trans. Comp. 100(8), 837\u2013847 (1972)","journal-title":"IEEE Trans. Comp."},{"issue":"2","key":"1571_CR43","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1007\/s11265-010-0530-5","volume":"67","author":"I Sajid","year":"2012","unstructured":"I. Sajid, M. Ahmed, S.G. Ziavras, Novel pipelined architecture for efficient evaluation of the square root using a modified non-restoring algorithm. J. Sig. Process. Syst. 67(2), 157\u2013166 (2012)","journal-title":"J. Sig. Process. Syst."},{"key":"1571_CR44","unstructured":"M.J. Schulte, N. Lindberg, A. Laxminarain, Performance evaluation of decimal floating-point arithmetic, in: Proceedings of the 6th IBM Austin Center for Advanced Studies Conference (2005)"},{"issue":"1","key":"1571_CR45","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1147\/JRD.2009.5388585","volume":"53","author":"EM Schwarz","year":"2009","unstructured":"E.M. Schwarz, J.S. Kapernick, M.F. Cowlishaw, Decimal floating-point support on the ibm system z10 processor. IBM J. Res. Develop. 53(1), 1\u20134 (2009)","journal-title":"IBM J. Res. Develop."},{"key":"1571_CR46","doi-asserted-by":"crossref","unstructured":"S. Suresh, S.F. Beldianu, S.G. Ziavras, Fpga and asic square root designs for high performance and power efficiency, in 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, pp. 269\u2013272. IEEE (2013)","DOI":"10.1109\/ASAP.2013.6567588"},{"key":"1571_CR47","doi-asserted-by":"crossref","unstructured":"N. Takagi, K. Takagi, A vlsi algorithm for integer square-rooting, in 2006 International Symposium on Intelligent Signal Processing and Communications, pp. 626\u2013629. IEEE (2006)","DOI":"10.1109\/ISPACS.2006.364734"},{"key":"1571_CR48","doi-asserted-by":"crossref","unstructured":"A.J. Thakkar, A. Ejnioui, Design and implementation of double precision floating point division and square root on fpgas, in 2006 IEEE Aerospace Conference, pp. 7\u2013pp. IEEE (2006)","DOI":"10.1145\/1185448.1185555"},{"issue":"9","key":"1571_CR49","doi-asserted-by":"publisher","first-page":"1721","DOI":"10.1109\/TC.2012.247","volume":"62","author":"\u00c1 V\u00e1zquez","year":"2012","unstructured":"\u00c1. V\u00e1zquez, J.D. Bruguera, Iterative algorithm and architecture for exponential, logarithm, powering, and root extraction. IEEE Trans. Comp. 62(9), 1721\u20131731 (2012)","journal-title":"IEEE Trans. Comp."},{"key":"1571_CR50","doi-asserted-by":"crossref","unstructured":"A. V\u00e1zquez, F. de\u00a0Dinechin, Efficient implementation of parallel bcd multiplication in lut-6 fpgas, in 2010 International Conference on Field-Programmable Technology, pp. 126\u2013133. IEEE (2010)","DOI":"10.1109\/FPT.2010.5681767"},{"key":"1571_CR51","unstructured":"A. Vazquez, F. de\u00a0Dinechin, Multi-operand decimal tree adders for fpgas. Research Report (2010)"},{"key":"1571_CR52","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1016\/j.micpro.2018.11.001","volume":"64","author":"M V\u00e1zquez","year":"2019","unstructured":"M. V\u00e1zquez, L. Leiva, G. Sutter, Radix-10 decimal logarithm by direct selection for 6-input luts programmable devices. Microprocess. Microsyst. 64, 143\u2013158 (2019)","journal-title":"Microprocess. Microsyst."},{"issue":"7","key":"1571_CR53","doi-asserted-by":"publisher","first-page":"1166","DOI":"10.1080\/00207217.2015.1089945","volume":"103","author":"M V\u00e1zquez","year":"2016","unstructured":"M. V\u00e1zquez, E. Todorovich, Fpga-specific decimal sign-magnitude addition and subtraction. Int. J. Electron. 103(7), 1166\u20131185 (2016)","journal-title":"Int. J. Electron."},{"key":"1571_CR54","doi-asserted-by":"crossref","unstructured":"M. V\u00e1zquez, M. Tosini, Design and implementation of decimal fixed-point square root in lut-6 fpgas, in 2014 IX Southern Conference on Programmable Logic (SPL), pp. 1\u20136. IEEE (2014)","DOI":"10.1109\/SPL.2014.7002211"},{"key":"1571_CR55","doi-asserted-by":"crossref","unstructured":"K. Vijeyakumar, V. Sumathy, P. Vasakipriya, A.D. Babu, Fpga implementation of low power high speed square root circuits, in 2012 IEEE International Conference on Computational Intelligence and Computing Research, pp. 1\u20135. IEEE (2012)","DOI":"10.1109\/ICCIC.2012.6510178"},{"key":"1571_CR56","unstructured":"L.K. Wang, M.J. Schulte, Decimal floating-point square root using newton-raphson iteration, in 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP\u201905), pp. 309\u2013315. IEEE (2005)"},{"key":"1571_CR57","unstructured":"X. Wang, B.E. Nelson, Tradeoffs of designing floating-point division and square root on virtex fpgas, in 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003., pp. 195\u2013203. IEEE (2003)"},{"key":"1571_CR58","unstructured":"Xilinx: Ise design suite 14: Release notes, installation and licensing (2013). www.xilinx.com"},{"key":"1571_CR59","unstructured":"Xilinx Xst user guide for virtex-6, spartan-6 and 7 series devices (2013). www.xilinx.com"},{"key":"1571_CR60","unstructured":"Xilinx 7 series fpgas configuration\u2014user guides (2016). www.xilinx.com"},{"key":"1571_CR61","unstructured":"Xilinx Ultrascale architecture and product data sheet: Overview (2018). www.xilinx.com"},{"key":"1571_CR62","unstructured":"Xilinx Vivado design suite user guide\u2014design flows overview (2018). www.xilinx.com"},{"key":"1571_CR63","unstructured":"Xilinx Vivado design suite user guide\u2014synthesis (2019). www.xilinx.com"},{"key":"1571_CR64","doi-asserted-by":"crossref","unstructured":"B. Yang, D. Wang, L. Liu, Complex division and square-root using cordic, in 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet), pp. 2464\u20132468. IEEE (2012)","DOI":"10.1109\/CECNet.2012.6201840"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01571-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-020-01571-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01571-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,2]],"date-time":"2021-04-02T07:04:35Z","timestamp":1617347075000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-020-01571-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,28]]},"references-count":64,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,5]]}},"alternative-id":["1571"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01571-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,10,28]]},"assertion":[{"value":"2 March 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 October 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 October 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 October 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}