{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T13:37:17Z","timestamp":1765546637850,"version":"3.37.3"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100010198","name":"Ministerio de Econom\u00eda, Industria y Competitividad, Gobierno de Espa\u00f1a","doi-asserted-by":"publisher","award":["TIN2016-80920-R"],"award-info":[{"award-number":["TIN2016-80920-R"]}],"id":[{"id":"10.13039\/501100010198","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011011","name":"Junta de Andaluc\u00eda","doi-asserted-by":"publisher","award":["P12-TIC-1692"],"award-info":[{"award-number":["P12-TIC-1692"]}],"id":[{"id":"10.13039\/501100011011","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1007\/s00034-020-01580-x","type":"journal-article","created":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T03:02:41Z","timestamp":1604199761000},"page":"2419-2442","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Floating-Point Givens Rotation Unit"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5454-6821","authenticated-orcid":false,"given":"Javier","family":"Hormigo","sequence":"first","affiliation":[]},{"given":"Sergio D.","family":"Mu\u00f1oz","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,11,1]]},"reference":[{"key":"1580_CR1","doi-asserted-by":"publisher","unstructured":"J. Cavallaro, F. Luk , Floating point CORDIC for matrix computations, in Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1988. ICCD\u201988, pp. 40\u201342 (1988). https:\/\/doi.org\/10.1109\/ICCD.1988.25655","DOI":"10.1109\/ICCD.1988.25655"},{"key":"1580_CR2","doi-asserted-by":"publisher","unstructured":"A. de Lange, A. van der Hoeven, E. Deprettere , J. Bu, An optimal floating-point pipeline CMOS CORDIC processor, in IEEE International Symposium on Circuits and Systems, vol. 3 (1988), pp. 2043\u20132047. https:\/\/doi.org\/10.1109\/ISCAS.1988.15343","DOI":"10.1109\/ISCAS.1988.15343"},{"key":"1580_CR3","volume-title":"Digital Arithmetic","author":"MD Ercegovac","year":"2003","unstructured":"M.D. Ercegovac, T. Lang, Digital Arithmetic (Elsevier, Amsterdam, 2003)"},{"key":"1580_CR4","volume-title":"Matrix Computations","author":"GH Golub","year":"1996","unstructured":"G.H. Golub, C.F. Van Loan, Matrix Computations, 3rd edn. (Johns Hopkins University Press, Baltimore, 1996)","edition":"3"},{"key":"1580_CR5","doi-asserted-by":"publisher","unstructured":"G. Hekstra, E. Deprettere, Floating point CORDIC, in 11th Symposium on Computer Arithmetic, 1993. Proceedings, pp. 130\u2013137 (1993). https:\/\/doi.org\/10.1109\/ARITH.1993.378100","DOI":"10.1109\/ARITH.1993.378100"},{"key":"1580_CR6","doi-asserted-by":"publisher","unstructured":"J. Hormigo, J. Villalba, Optimizing DSP circuits by a new family of arithmetic operators, in 2014 Asilomar Conference on Signals, Systems and Computers (2014), pp. 871\u2013875. https:\/\/doi.org\/10.1109\/ACSSC.2014.7094576","DOI":"10.1109\/ACSSC.2014.7094576"},{"issue":"6","key":"1580_CR7","doi-asserted-by":"publisher","first-page":"2369","DOI":"10.1109\/TVLSI.2015.2502318","volume":"24","author":"J Hormigo","year":"2016","unstructured":"J. Hormigo, J. Villalba, Measuring improvement when using HUB formats to implement floating-point systems under round-to-nearest. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(6), 2369\u20132377 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2502318","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"1580_CR8","doi-asserted-by":"publisher","first-page":"2158","DOI":"10.1109\/TC.2015.2479623","volume":"65","author":"J Hormigo","year":"2016","unstructured":"J. Hormigo, J. Villalba, New formats for computing with real-numbers under round-to-nearest. IEEE Trans. Comput. 65(7), 2158\u20132168 (2016). https:\/\/doi.org\/10.1109\/TC.2015.2479623","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"1580_CR9","doi-asserted-by":"publisher","first-page":"2531","DOI":"10.1109\/TCSI.2011.2123770","volume":"58","author":"ZY Huang","year":"2011","unstructured":"Z.Y. Huang, P.Y. Tsai, Efficient implementation of QR decomposition for gigabit MIMO-OFDM systems. IEEE Trans. Circuits Syst. I Regul. Pap. 58(10), 2531\u20132542 (2011). https:\/\/doi.org\/10.1109\/TCSI.2011.2123770","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"5","key":"1580_CR10","doi-asserted-by":"publisher","first-page":"2097","DOI":"10.1007\/s00034-018-0953-y","volume":"38","author":"U Korat","year":"2019","unstructured":"U. Korat, A. Alimohammad, A reconfigurable hardware architecture for principal component analysis. Circuits Syst. Signal Process. 38(5), 2097\u20132113 (2019). https:\/\/doi.org\/10.1007\/s00034-018-0953-y","journal-title":"Circuits Syst. Signal Process."},{"key":"1580_CR11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sigpro.2019.107253","author":"G Kulikov","year":"2020","unstructured":"G. Kulikov, M. Kulikova, Square-root accurate continuous-discrete extended-unscented kalman filtering methods with embedded orthogonal and j-orthogonal qr decompositions for estimation of nonlinear continuous-time stochastic models in radar tracking. Signal Process. (2020). https:\/\/doi.org\/10.1016\/j.sigpro.2019.107253","journal-title":"Signal Process."},{"key":"1580_CR12","doi-asserted-by":"publisher","unstructured":"M.W. Lee, J.H. Yoon, J. Park, High-speed tournament givens rotation-based QR decomposition architecture for MIMO receiver, in 2012 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 21\u201324 (2012). https:\/\/doi.org\/10.1109\/ISCAS.2012.6271699","DOI":"10.1109\/ISCAS.2012.6271699"},{"key":"1580_CR13","doi-asserted-by":"publisher","unstructured":"Q. Li, J. Cao, X. Pei, Real-time and extensible calculation of stap weights on fpga, in 2014 12th International Conference on Signal Processing (ICSP) (2014), pp. 425\u2013428. https:\/\/doi.org\/10.1109\/ICOSP.2014.7015041","DOI":"10.1109\/ICOSP.2014.7015041"},{"issue":"1","key":"1580_CR14","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1023\/A:1008118711904","volume":"24","author":"G Lightbody","year":"2000","unstructured":"G. Lightbody, R. Walke, R. Woods, J. McCanny, Linear QR architecture for a single chip adaptive beamformer. J. VLSI Signal Process. Syst. Signal Image Video Technol. 24(1), 67\u201381 (2000). https:\/\/doi.org\/10.1023\/A:1008118711904","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol."},{"key":"1580_CR15","doi-asserted-by":"publisher","unstructured":"J.S. Lin , Y.T. Hwang , S.H. Fang, P.H. Chu, M.D. Shieh, Low-complexity high-throughput QR decomposition design for MIMO systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 23(10), 2342\u20132346 (2015). https:\/\/doi.org\/10.1109\/TVLSI.2014.2361906","DOI":"10.1109\/TVLSI.2014.2361906"},{"key":"1580_CR16","doi-asserted-by":"publisher","unstructured":"Z. Liu, K. Dickson, J. McCanny, A floating-point CORDIC based SVD processor, in Proceedings. IEEE International Conference on Application-Specific Systems, Architectures, and Processors (2003), pp. 194\u2013203. https:\/\/doi.org\/10.1109\/ASAP.2003.1212843","DOI":"10.1109\/ASAP.2003.1212843"},{"issue":"4","key":"1580_CR17","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/TCSII.2003.810487","volume":"50","author":"Z Liu","year":"2003","unstructured":"Z. Liu, J. McCanny, G. Lightbody, R. Walke, Generic SoC QR array processor for adaptive beamforming. IEEE Trans. Circuits Syst. II Analog Digital Signal Process. 50(4), 169\u2013175 (2003). https:\/\/doi.org\/10.1109\/TCSII.2003.810487","journal-title":"IEEE Trans. Circuits Syst. II Analog Digital Signal Process."},{"issue":"2","key":"1580_CR18","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1016\/j.mejo.2011.10.009","volume":"43","author":"J Luo","year":"2012","unstructured":"J. Luo, C. Jong, Scalable linear array architectures for matrix inversion using Bi-z CORDIC. Microelectron. J. 43(2), 141\u2013153 (2012). https:\/\/doi.org\/10.1016\/j.mejo.2011.10.009","journal-title":"Microelectron. J."},{"key":"1580_CR19","doi-asserted-by":"publisher","unstructured":"V. Mauer, M. Parker, Floating point STAP implementation on FPGAs, in Radar Conference (RADAR) (IEEE, 2011) pp. 901\u2013904. https:\/\/doi.org\/10.1109\/RADAR.2011.5960667","DOI":"10.1109\/RADAR.2011.5960667"},{"key":"1580_CR20","doi-asserted-by":"publisher","unstructured":"S.D. Mu\u00f1oz, J. Hormigo, Improving fixed-point implementation of QR decomposition by rounding-to-nearest, in 19th IEEE International Symposium on Consumer Electronics (ISCE 2015), pp. 1\u20132. https:\/\/doi.org\/10.1109\/ISCE.2015.7177822","DOI":"10.1109\/ISCE.2015.7177822"},{"key":"1580_CR21","doi-asserted-by":"publisher","unstructured":"D.M. Mu\u00f1oz, D.F. Sanchez, C.H. Llanos, M. Ayala-Rinc\u00f3n, FPGA based floating-point library for CORDIC algorithms, in 6th Southern Programmable Logic Conference, SPL 2010 - Proceedings (IEEE, 2010), pp. 55\u201360. https:\/\/doi.org\/10.1109\/SPL.2010.5483002","DOI":"10.1109\/SPL.2010.5483002"},{"issue":"9","key":"1580_CR22","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1109\/TCSII.2015.2435753","volume":"62","author":"S Mu\u00f1oz","year":"2015","unstructured":"S. Mu\u00f1oz, J. Hormigo, High-throughput FPGA implementation of QR decomposition. IEEE Trans. Circuits Syst. II Express Briefs 62(9), 861\u2013865 (2015). https:\/\/doi.org\/10.1109\/TCSII.2015.2435753","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"9","key":"1580_CR23","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.12.20150258","volume":"12","author":"HT Nguyen","year":"2015","unstructured":"H.T. Nguyen, X.T. Nguyen, T.T. Hoang, D.H. Le, C. Pham, Low-resource low-latency hybrid adaptive CORDIC with floating-point precision. IEICE Electron. Express 12(9), 1\u201312 (2015)","journal-title":"IEICE Electron. Express"},{"key":"1580_CR24","doi-asserted-by":"publisher","unstructured":"J. Robles, J. Cortez, E. Romero, E. Ruiz, Fast scalable fixed-point architecture proposal of a QR decomposition for STBC-VBLAST receiver, in Wireless Telecommunications Symposium (2017). https:\/\/doi.org\/10.1109\/WTS.2017.7943551","DOI":"10.1109\/WTS.2017.7943551"},{"issue":"2","key":"1580_CR25","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/TCSI.2012.2215775","volume":"60","author":"M Shabany","year":"2013","unstructured":"M. Shabany, D. Patel, P. Gulak, A low-latency low-power QR-decomposition ASIC implementation in 0.13 $$\\mu {\\rm m}$$. CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 60(2), 327\u2013340 (2013). https:\/\/doi.org\/10.1109\/TCSI.2012.2215775","journal-title":"CMOS. IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"4","key":"1580_CR26","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1007\/s00034-012-9526-7","volume":"32","author":"M Shoaib","year":"2013","unstructured":"M. Shoaib, S. Alshebeili, Fixed-point implementation of fast qr-decomposition recursive least-squares algorithms (fqrd-rls): Stability conditions and quantization errors analysis. Circuits Syst. Signal Process. 32(4), 1551\u20131574 (2013). https:\/\/doi.org\/10.1007\/s00034-012-9526-7","journal-title":"Circuits Syst. Signal Process."},{"key":"1580_CR27","doi-asserted-by":"publisher","unstructured":"P. Surapong, M. Glesner, Pipelined floating-point architecture for a phase and magnitude detector based on CORDIC. In: Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011, pp. 382\u2013384. IEEE (2011). https:\/\/doi.org\/10.1109\/FPL.2011.74","DOI":"10.1109\/FPL.2011.74"},{"issue":"3","key":"1580_CR28","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","volume":"8","author":"JE Volder","year":"1959","unstructured":"J.E. Volder, The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. 8(3), 330\u2013334 (1959). https:\/\/doi.org\/10.1109\/TEC.1959.5222693","journal-title":"IRE Trans. Electron. Comput."},{"key":"1580_CR29","doi-asserted-by":"publisher","unstructured":"S. Wang, J. Saniie, Floating point hardware and software realization for adaptive FIR fetal ECG estimation, in 2014 IEEE International Conference on Electro\/Information Technology (EIT), pp. 294\u2013297 (2014). https:\/\/doi.org\/10.1109\/EIT.2014.6871780","DOI":"10.1109\/EIT.2014.6871780"},{"issue":"1","key":"1580_CR30","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/1596532.1596535","volume":"9","author":"X Wang","year":"2009","unstructured":"X. Wang, M. Leeser, A truly two-dimensional systolic array FPGA implementation of QR decomposition. Trans. Embed. Comput. Syst. 9(1), 3 (2009). https:\/\/doi.org\/10.1145\/1596532.1596535","journal-title":"Trans. Embed. Comput. Syst."},{"key":"1580_CR31","doi-asserted-by":"publisher","unstructured":"H. Yin, B.H. Gwee, Z. Lin, A. Kumar, S.G. Razul, C. Meng, S. See, B.C.B. Jacobi, C.M.S. See, Novel real-time system design for floating-point sub-Nyquist multi-coset signal blind reconstruction, in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2 (2015), pp. 954\u2013957. https:\/\/doi.org\/10.1109\/ISCAS.2015.7168793","DOI":"10.1109\/ISCAS.2015.7168793"},{"key":"1580_CR32","doi-asserted-by":"publisher","unstructured":"J. Zhou, Y. Dou, Y. Lei, J. Xu, Y. Dong, Double precision hybrid-mode floating-point FPGA CORDIC co-processor, in 10th IEEE International Conference on High Performance Computing and Communications, 2008. HPCC\u201908, pp. 182\u2013189. https:\/\/doi.org\/10.1109\/HPCC.2008.14","DOI":"10.1109\/HPCC.2008.14"},{"issue":"4","key":"1580_CR33","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TCSI.2016.2631588","volume":"64","author":"B Zhu","year":"2017","unstructured":"B. Zhu, Y. Lei, Y. Peng, T. He, Low latency and low error floating-point sine\/cosine function based TCORDIC algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 64(4), 892\u2013905 (2017). https:\/\/doi.org\/10.1109\/TCSI.2016.2631588","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01580-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-020-01580-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01580-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,2]],"date-time":"2021-04-02T07:04:01Z","timestamp":1617347041000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-020-01580-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":33,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,5]]}},"alternative-id":["1580"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01580-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2020,11,1]]},"assertion":[{"value":"11 September 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 October 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 October 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 November 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}