{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T16:06:35Z","timestamp":1774368395350,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,12,11]],"date-time":"2020-12-11T00:00:00Z","timestamp":1607644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,12,11]],"date-time":"2020-12-11T00:00:00Z","timestamp":1607644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,6]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>We propose a new digital-to-analog converter\u00a0(DAC) for realizing a synapse circuit in mixed-signal spiking neural networks. We refer to this circuit as a \u201ctime-domain DAC\u00a0(TDAC)\u201d. It produces weights for converting a digital input code into voltage using one current waveform. Therefore, the TDAC is more compact than a conventional DAC consisting of many current sources and resistors. Moreover, a TDAC with leak resistance reproduces biologically plausible synaptic responses expressed as alpha functions or dual exponential equations. We also present numerical analysis results for a TDAC and circuit simulation results for a circuit designed using the TSMC 40\u00a0nm CMOS process.\n<\/jats:p>","DOI":"10.1007\/s00034-020-01597-2","type":"journal-article","created":{"date-parts":[[2020,12,11]],"date-time":"2020-12-11T04:35:53Z","timestamp":1607661353000},"page":"2763-2781","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Time-Domain Digital-to-Analog Converter for Spiking Neural Network Hardware"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8100-178X","authenticated-orcid":false,"given":"Seiji","family":"Uenohara","sequence":"first","affiliation":[]},{"given":"Kazuyuki","family":"Aihara","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,12,11]]},"reference":[{"issue":"9","key":"1597_CR1","doi-asserted-by":"publisher","first-page":"1426","DOI":"10.1109\/TNNLS.2012.2204770","volume":"23","author":"SP Adhikari","year":"2012","unstructured":"S.P. Adhikari, C. Yang, H. Kim, L.O. Chua, Memristor bridge synapse-based neural network and its learning. IEEE Trans. Neural Netw. Learn. Syst. 23(9), 1426\u20131435 (2012)","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"issue":"10","key":"1597_CR2","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur, P. Merolla, N. Imam, Y. Nakamura, P. Datta, G.J. Nam et al., Truenorth: Design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 34(10), 1537\u20131557 (2015)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"1597_CR3","doi-asserted-by":"publisher","first-page":"772","DOI":"10.1109\/JSSC.1976.1050816","volume":"11","author":"JF Albarran","year":"1976","unstructured":"J.F. Albarran, D.A. Hodges, A charge-transfer multiplying digital-to-analog converter. IEEE J. Solid-State Circuits 11(6), 772\u2013779 (1976)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"1597_CR4","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/JSSC.2017.2778702","volume":"53","author":"K Ando","year":"2017","unstructured":"K. Ando, K. Ueyoshi, K. Orimo, H. Yonekawa, S. Sato, H. Nakahara, S. Takamaeda-Yamazaki, M. Ikebe, T. Asai, T. Kuroda et al., Brein memory: A single-chip binary\/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W. IEEE J. Solid-State Circuits 53(4), 983\u2013994 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1597_CR5","doi-asserted-by":"crossref","unstructured":"D. Bankman, L. Yang, B. Moons, M. Verhelst, Murmann, B. An always-on 3.8 $$\\mu $$j\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS. In: Int. Solid State Circuits Conf., pp. 222\u2013224. IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310264"},{"issue":"1","key":"1597_CR6","first-page":"89","volume":"2","author":"GW Burr","year":"2017","unstructured":"G.W. Burr, R.M. Shelby, A. Sebastian, S. Kim, S. Kim, S. Sidler, K. Virwani, M. Ishii, P. Narayanan, A. Fumarola et al., Neuromorphic computing using non-volatile memory. Adv. Phys. X 2(1), 89\u2013124 (2017)","journal-title":"Adv. Phys. X"},{"key":"1597_CR7","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/j.sse.2016.07.006","volume":"125","author":"A Chen","year":"2016","unstructured":"A. Chen, A review of emerging non-volatile memory (NVM) technologies and applications. Solid-State Electron. 125, 25\u201338 (2016)","journal-title":"Solid-State Electron."},{"issue":"4","key":"1597_CR8","doi-asserted-by":"publisher","first-page":"992","DOI":"10.1109\/JSSC.2018.2884901","volume":"54","author":"GK Chen","year":"2018","unstructured":"G.K. Chen, R. Kumar, H.E. Sumbul, P.C. Knag, R.K. Krishnamurthy, A 4096-neuron 1M-synapse 3.8-pj\/SOP spiking neural network with on-chip STDP learning and sparse weights in 10-nm FinFET CMOS. IEEE J. Solid-State Circuits 54(4), 992\u20131002 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1597_CR9","doi-asserted-by":"crossref","unstructured":"S.G. Cho, E. Beign\u00e9, Z. Zhang, A 2048-neuron spiking neural network accelerator with neuro-inspired pruning and asynchronous network on chip in 40nm CMOS. In: Proc. Cust. Integr. Circuits Conf., pp. 1\u20134. IEEE (2019)","DOI":"10.1109\/CICC.2019.8780116"},{"issue":"1","key":"1597_CR10","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2018.112130359","volume":"38","author":"M Davies","year":"2018","unstructured":"M. Davies, N. Srinivasa, T.H. Lin, G. Chinya, Y. Cao, S.H. Choday, G. Dimou, P. Joshi, N. Imam, S. Jain et al., Loihi: A neuromorphic manycore processor with on-chip learning. IEEE Micro 38(1), 82\u201399 (2018)","journal-title":"IEEE Micro"},{"key":"1597_CR11","doi-asserted-by":"crossref","unstructured":"G. Indiveri, F. Corradi, N. Qiao, Neuromorphic architectures for spiking deep neural networks. In: Int. Electron. Devices Meet., pp. 4\u20132. IEEE (2015)","DOI":"10.1109\/IEDM.2015.7409623"},{"issue":"1","key":"1597_CR12","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1109\/TBCAS.2019.2963676","volume":"14","author":"H Kim","year":"2020","unstructured":"H. Kim, H. Tang, W. Choi, J. Park, An energy-quality scalable STDP based sparse coding processor with on-chip learning capability. IEEE Trans. Biomed. Circuits Syst. 14(1), 125\u2013137 (2020)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"38","key":"1597_CR13","doi-asserted-by":"publisher","first-page":"382001\u20131\u201322","DOI":"10.1088\/0957-4484\/24\/38\/382001","volume":"24","author":"D Kuzum","year":"2013","unstructured":"D. Kuzum, S. Yu, H.P. Wong, Synaptic electronics: materials, devices and applications. Nanotechnology 24(38), 382001\u20131\u201322 (2013)","journal-title":"Nanotechnology"},{"issue":"6","key":"1597_CR14","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/JSSC.1986.1052639","volume":"21","author":"T Miki","year":"1986","unstructured":"T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, Y. Horiba, An 80-Mhz 8-bit CMOS D\/A converter. IEEE J. Solid-State Circuits 21(6), 983\u2013988 (1986)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1597_CR15","doi-asserted-by":"crossref","unstructured":"R. Mochida, K. Kouno, Y. Hayata, M. Nakayama, T. Ono, H. Suwa, R. Yasuhara, K. Katayama, T. Mikawa, Y. Gohou, A 4M synapses integrated analog ReRAM based 66.5 TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture. In: Symp. VLSI Tech., pp. 175\u2013176. IEEE (2018)","DOI":"10.1109\/VLSIT.2018.8510676"},{"issue":"1","key":"1597_CR16","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1113\/jphysiol.1993.sp019600","volume":"463","author":"TS Otis","year":"1993","unstructured":"T.S. Otis, Y. De Koninck, I. Mody, Characterization of synaptically elicited GABAB responses using patch-clamp recordings in rat hippocampal slices. J. Physiol. 463(1), 391\u2013407 (1993)","journal-title":"J. Physiol."},{"issue":"3","key":"1597_CR17","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1109\/JSSC.1983.1051943","volume":"18","author":"HU Post","year":"1983","unstructured":"H.U. Post, K. Schoppe, A 14-bit monotonic NMOS D\/A converter. IEEE J. Solid-State Circuits 18(3), 297\u2013301 (1983)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1597_CR18","doi-asserted-by":"publisher","first-page":"141\u20131\u201317","DOI":"10.3389\/fnins.2015.00141","volume":"9","author":"N Qiao","year":"2015","unstructured":"N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawska, G. Indiveri, A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses. Front. Neurosci. 9, 141\u20131\u201317 (2015)","journal-title":"Front. Neurosci."},{"issue":"5","key":"1597_CR19","doi-asserted-by":"publisher","first-page":"1169","DOI":"10.1152\/jn.1967.30.5.1169","volume":"30","author":"W Rall","year":"1967","unstructured":"W. Rall, R. Burke, T. Smith, P.G. Nelson, K. Frank, Dendritic location of synapses and possible mechanisms for the monosynaptic EPSP in motoneurons. J. Neurophysiol. 30(5), 1169\u20131193 (1967)","journal-title":"J. Neurophysiol."},{"key":"1597_CR20","doi-asserted-by":"crossref","unstructured":"J. Schemmel, J. Fieres, K. Meier, Wafer-scale integration of analog neural networks. In: Proc. Int. Jt. Conf. Neural Netw., pp. 431\u2013438. IEEE (2008)","DOI":"10.1109\/IJCNN.2008.4633828"},{"key":"1597_CR21","doi-asserted-by":"crossref","unstructured":"J. Schemmel, L. Kriener, P. M\u00fcller, K. Meier, An accelerated analog neuromorphic hardware system emulating nmda-and calcium-based non-linear dendrites. In: Proc. Int. Jt. Conf. Neural Netw., pp. 2217\u20132226. IEEE (2017)","DOI":"10.1109\/IJCNN.2017.7966124"},{"issue":"1","key":"1597_CR22","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/72.977304","volume":"13","author":"T Schoenauer","year":"2002","unstructured":"T. Schoenauer, S. Atasoy, N. Mehrtash, H. Klar, NeuroPipe-Chip: A digital neuro-processor for spiking neural networks. IEEE Trans. Neural Netw. 13(1), 205\u2013213 (2002)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"25","key":"1597_CR23","doi-asserted-by":"publisher","first-page":"254023\u20131\u20135","DOI":"10.1088\/0957-4484\/22\/25\/254023","volume":"22","author":"K Seo","year":"2011","unstructured":"K. Seo, I. Kim, S. Jung, M. Jo, S. Park, J. Park, J. Shin, K.P. Biju, J. Kong, K. Lee et al., Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology 22(25), 254023\u20131\u20135 (2011)","journal-title":"Nanotechnology"},{"key":"1597_CR24","doi-asserted-by":"crossref","unstructured":"B. Smith, Coding by feedback methods. In: Inst. Electr. Electron. Eng., vol.\u00a041, pp. 1053\u20131058. IEEE (1953)","DOI":"10.1109\/JRPROC.1953.274323"},{"issue":"7","key":"1597_CR25","doi-asserted-by":"publisher","first-page":"1690","DOI":"10.1587\/transfun.E92.A.1690","volume":"92","author":"H Tanaka","year":"2009","unstructured":"H. Tanaka, T. Morie, K. Aihara, A CMOS spiking neural network circuit with symmetric\/asymmetric STDP function. IEICE Trans. Fundamentals 92(7), 1690\u20131698 (2009)","journal-title":"IEICE Trans. Fundamentals"},{"key":"1597_CR26","first-page":"10150\u20131\u20139","volume":"5","author":"YF Wang","year":"2015","unstructured":"Y.F. Wang, Y.C. Lin, I.T. Wang, T.P. Lin, T.H. Hou, Characterization and modeling of nonfilamentary Ta\/TaO x\/TiO 2\/Ti analog synaptic device. Sci. Rep. 5, 10150\u20131\u20139 (2015)","journal-title":"Sci. Rep."},{"issue":"4","key":"1597_CR27","doi-asserted-by":"publisher","first-page":"981","DOI":"10.1152\/jn.1992.67.4.981","volume":"67","author":"M Wilson","year":"1992","unstructured":"M. Wilson, J.M. Bower, Cortical oscillations and temporal interactions in a computer simulation of piriform cortex. J. Neurophysiol. 67(4), 981\u2013995 (1992)","journal-title":"J. Neurophysiol."},{"issue":"1","key":"1597_CR28","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/JSSC.2019.2951363","volume":"55","author":"CX Xue","year":"2019","unstructured":"C.X. Xue, W.H. Chen, J.S. Liu, J.F. Li, W.Y. Lin, W.E. Lin, J.H. Wang, W.C. Wei, T.Y. Huang, T.W. Chang et al., Embedded 1-Mb ReRAM-based computing-in-memory macro with multibit input and weight for CNN-based AI edge processors. IEEE J. Solid-State Circuits 55(1), 203\u2013215 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1597_CR29","doi-asserted-by":"crossref","unstructured":"E. Yurchuk, S. Mueller, D. Martin, S. Slesazeck, U. Schroeder, T. Mikolajick, J. M\u00fcller, J. Paul, R. Hoffmann, J. Sundqvist, et\u00a0al. Origin of the endurance degradation in the novel HfO 2-based 1t ferroelectric non-volatile memories. In: Proc. Int. Reliab. Phys. Symp., pp. 2E\u20135. IEEE (2014)","DOI":"10.1109\/IRPS.2014.6860603"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01597-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01597-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01597-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,18]],"date-time":"2021-05-18T18:28:19Z","timestamp":1621362499000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01597-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,11]]},"references-count":29,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["1597"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01597-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,11]]},"assertion":[{"value":"23 August 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 November 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 November 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}