{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T11:57:41Z","timestamp":1772798261342,"version":"3.50.1"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,11,26]],"date-time":"2020-11-26T00:00:00Z","timestamp":1606348800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,26]],"date-time":"2020-11-26T00:00:00Z","timestamp":1606348800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s00034-020-01601-9","type":"journal-article","created":{"date-parts":[[2020,11,26]],"date-time":"2020-11-26T17:02:52Z","timestamp":1606410172000},"page":"2883-2894","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["Power- and Area-Optimized High-Level Synthesis Implementation of a Digital Down Converter for Software-Defined Radio Applications"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0941-5101","authenticated-orcid":false,"given":"Prateek","family":"Sikka","sequence":"first","affiliation":[]},{"given":"Abhijit R.","family":"Asati","sequence":"additional","affiliation":[]},{"given":"Chandra","family":"Shekhar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,11,26]]},"reference":[{"key":"1601_CR1","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1147\/rd.391.0131","volume":"39","author":"RA Bergamaschi","year":"1995","unstructured":"R.A. Bergamaschi, R.A. O\u2019Connor, L. Stok, M.Z. Moricz, S. Prakash, A. Kuehlmann, D.S. Rao, High-level synthesis in an industrial environment. IBM J. Res. Develop. 39, 131\u2013148 (1995). https:\/\/doi.org\/10.1147\/rd.391.0131","journal-title":"IBM J. Res. Develop."},{"key":"1601_CR2","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1109\/92.238438","volume":"1","author":"J Biesenack","year":"1993","unstructured":"J. Biesenack, M. Koster, A. Langmaier, S. Ledeux, S. Marz, M. Payer, M. Pilsl, S. Rumler, H. Soukup, N. Wehn, P. Duzy, The Siemens high-level synthesis system CALLAS. IEEE Trans. Very Large Scale Integr. Syst. 1, 244\u2013253 (1993). https:\/\/doi.org\/10.1109\/92.238438","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1601_CR3","unstructured":"Cadence Design Systems Stratus High-Level Synthesis Platform, https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/stratus-high-level-synthesis.html. Accessed 6 Sep 2019."},{"key":"1601_CR4","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.211059","volume":"30","author":"J Cong","year":"2011","unstructured":"J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, Z. Zhang, High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans. Comput. Aided Design 30, 473\u2013491 (2011). https:\/\/doi.org\/10.1109\/TCAD.2011.211059","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"1601_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-019-04579-w","volume-title":"FPGA implementation of high performance digital down converter for software defined radio","author":"D Datta","year":"2019","unstructured":"D. Datta, P. Mitra, H.S. Dutta, FPGA Implementation of High Performance Digital down Converter for Software Defined Radio (Technol, Microsyst, 2019). https:\/\/doi.org\/10.1007\/s00542-019-04579-w"},{"key":"1601_CR6","volume-title":"Behavioral synthesis: digital system design using the synopsys behavioral compiler","author":"DW Knapp","year":"1996","unstructured":"D.W. Knapp, Behavioral Synthesis: Digital System Design Using the Synopsys Behavioral Compiler (Prentice-Hall, Englewood Cliffs, NJ, 1996)."},{"key":"1601_CR7","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/54.679205","volume":"15","author":"K Kucukcakar","year":"1998","unstructured":"K. Kucukcakar, C.T. Chen, J. Gong, W. Philipsen, T.E. Tkacik, Matisse: an architectural design tool for commodity ICs. IEEE DesTest. Comput. 15, 22\u201333 (1998). https:\/\/doi.org\/10.1109\/54.679205","journal-title":"IEEE DesTest. Comput."},{"key":"1601_CR8","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/EDAC.1991.206442","volume-title":"Proceedings of the conference on European design automation","author":"PE Lippens","year":"1991","unstructured":"P.E. Lippens, J.L. van Meerbergen, A. van der Werf, W.F. Verhaegh, B.T. McSweeney, J.O. Huisken, O.P. McArdle, PHIDEO: A silicon compiler for high speed algorithms, in Proceedings of the conference on European design automation. (IEEE Computer Society Press, Amsterdam, 1991), pp. 436\u2013441"},{"key":"1601_CR9","doi-asserted-by":"publisher","first-page":"3548","DOI":"10.1109\/TVLSI.2017.2748603","volume":"25","author":"X Liu","year":"2017","unstructured":"X. Liu, X.X. Yan, Z.K. Wang, Q.X. Deng, Design and FPGA implementation of a reconfigurable digital down converter for wideband applications. IEEE Trans. VLSI. Syst. 25, 3548\u20133552 (2017)","journal-title":"IEEE Trans. VLSI. Syst."},{"key":"1601_CR10","doi-asserted-by":"publisher","unstructured":"G. Maiti, B.R. Shankar, T.N. Kumar, P. Goutam, S.H. Prasad, M. Soundarakumar: Variable fractional rate digital down converter for satellite communication, in 2017 9th IEEE Latin-American Conference on Communications (LATINCOM), Guatemala City, pp. 1\u20136 (2017). doi:https:\/\/doi.org\/10.1109\/LATINCOM.2017.8240153","DOI":"10.1109\/LATINCOM.2017.8240153"},{"key":"1601_CR11","unstructured":"Mathworks HDL Verifier, https:\/\/in.mathworks.com\/products\/hdl-verifier.html. Accessed 6 Sept 2019."},{"key":"1601_CR12","unstructured":"MathWorks HDL Coder, https:\/\/www.mathworks.com\/products\/hdl-coder.html. Accessed 14 Aug 2019"},{"key":"1601_CR13","unstructured":"Mentor Graphics Catapult C High-Level Synthesis Platform, https:\/\/www.mentor.com\/hls-lp\/catapult-high-level-synthesis\/. Accessed 6 Sept 2019."},{"key":"1601_CR14","doi-asserted-by":"publisher","first-page":"40","DOI":"10.5937\/STR1604040O","volume":"66","author":"V Obradovi\u0107","year":"2016","unstructured":"V. Obradovi\u0107, P. Okiljevi\u0107, N. Kozi\u0107, D. Ivkovi\u0107, Practical implementation of digital down conversion for wideband direction finder on FPGA. Sci. Tech. Rev. 66, 40\u201346 (2016)","journal-title":"Sci. Tech. Rev."},{"key":"1601_CR15","unstructured":"M. Shao, P. Zhang, Z. Zhang, Realization of digital down conversion in pulse radar receiver, in 2016 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP), Chengdu, pp. 1\u20134 (2016)"},{"key":"1601_CR16","unstructured":"Xilinx, Vivado Design Suite: High-Level Synthesis. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_3\/ug902-vivado-high-level-synthesis.pdf (2018). Accessed 12 Sept 2019"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01601-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01601-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01601-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,18]],"date-time":"2021-05-18T18:26:11Z","timestamp":1621362371000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01601-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,26]]},"references-count":16,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["1601"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01601-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,26]]},"assertion":[{"value":"12 November 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2020","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with ethical standards"}},{"value":"The authors declare that they have no conflict of interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of interest"}}]}}