{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T05:33:06Z","timestamp":1770960786433,"version":"3.50.1"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2021,1,5]],"date-time":"2021-01-05T00:00:00Z","timestamp":1609804800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,5]],"date-time":"2021-01-05T00:00:00Z","timestamp":1609804800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1007\/s00034-020-01639-9","type":"journal-article","created":{"date-parts":[[2021,1,5]],"date-time":"2021-01-05T18:51:41Z","timestamp":1609872701000},"page":"3536-3560","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["A New Circuit-Level Technique for Leakage and Short-Circuit Power Reduction of Static Logic Gates in 22-nm CMOS Technology"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2597-2079","authenticated-orcid":false,"given":"Mohammad","family":"Moradinezhad Maryan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8890-6496","authenticated-orcid":false,"given":"Majid","family":"Amini-Valashani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9557-3095","authenticated-orcid":false,"given":"Seyed Javad","family":"Azhari","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,1,5]]},"reference":[{"key":"1639_CR1","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre","year":"2011","unstructured":"M. Aguirre, M. Linares, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. Syst. 19, 718\u2013721 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR2","doi-asserted-by":"publisher","first-page":"818","DOI":"10.1109\/JSSC.2004.826335","volume":"39","author":"BH Calhoun","year":"2004","unstructured":"B.H. Calhoun, F.A. Honor\u00e9, A.P. Chandrakasan, A leakage reduction methodology for distributed MTCMOS. IEEE J. Solid-State Circuits 39, 818\u2013826 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR3","doi-asserted-by":"publisher","first-page":"150","DOI":"10.1109\/LSSC.2018.2883827","volume":"1","author":"JP Cerqueira","year":"2018","unstructured":"J.P. Cerqueira, J. Li, M. Seok, A fW- and kHz-class feed-forward leakage self-suppression logic requiring no external sleep signal to enter the leakage suppression mode. IEEE Solid-State Circuits Lett. 1, 150\u2013153 (2018)","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"1639_CR4","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/TVLSI.2016.2576280","volume":"25","author":"JP Cerqueira","year":"2017","unstructured":"J.P. Cerqueira, M. Seok, Temporarily fine-grained sleep technique for near- and subthreshold parallel architectures. IEEE Trans. Very Large Scale Integr. Syst. 25, 189\u2013197 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR5","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/JSSC.2004.829380","volume":"39","author":"J-H Choi","year":"2004","unstructured":"J.-H. Choi, Y. Xu, T. Sakurai, Statistical leakage current reduction in high-leakage environments using locality of block activation in time domain. IEEE J. Solid-State Circuits 39, 1497\u20131503 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR6","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1002\/cta.1838","volume":"42","author":"P Corsonello","year":"2014","unstructured":"P. Corsonello, M. Lanuzza, S. Perri, Gate-level body biasing technique for high speed sub-threshold CMOS logic gates. Int. J. Circuit Theory Appl. 42, 65\u201370 (2014)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1639_CR7","doi-asserted-by":"publisher","first-page":"636","DOI":"10.1109\/TCSII.2005.851781","volume":"52","author":"S Cserveny","year":"2005","unstructured":"S. Cserveny, L. Sumanen, J.-M. Masgonty, Ch. Piguet, Locally switched and limited source-body bias and other leakage reduction techniques for a low-power embedded SRAM. IEEE Trans. Circuits Syst. 52, 636\u2013640 (2005)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1639_CR8","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1049\/iet-cds.2014.0167","volume":"9","author":"V Dokania","year":"2015","unstructured":"V. Dokania, A. Islam, Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells. IET Circuits Devices Syst. 9, 204\u2013212 (2015)","journal-title":"IET Circuits Devices Syst."},{"key":"1639_CR9","doi-asserted-by":"crossref","unstructured":"A. J. Drake, N. Zamdmer, K. J. Nowka, R. B. Brown, Analysis of the impact of gate body signal phase on DTMOS inverters in 0.13\u03bcm PD-SOI. In: IEEE International SOI Conference, pp. 99\u2013100, 2003","DOI":"10.1109\/SOI.2003.1242914"},{"key":"1639_CR10","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. Syst. 14, 1309\u20131321 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR11","unstructured":"http:\/\/bsim.berkeley.edu\/models\/bsim4"},{"key":"1639_CR12","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TVLSI.2003.821547","volume":"12","author":"N Hanchate","year":"2004","unstructured":"N. Hanchate, N. Ranganathan, LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. Very Large Scale Integr. Syst. 12, 196\u2013205 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR13","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1109\/13.241612","volume":"36","author":"JR Hauser","year":"1993","unstructured":"J.R. Hauser, Noise margin criteria for digital logic circuits. IEEE Trans. Educ. 36, 363\u2013368 (1993)","journal-title":"IEEE Trans. Educ."},{"key":"1639_CR14","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1109\/TIM.2010.2044710","volume":"59","author":"HJ Jeon","year":"2010","unstructured":"H.J. Jeon, Y.-B. Kim, M. Choi, Standby leakage power reduction technique for nanoscale CMOS VLSI systems. IEEE Trans. Instrum. Meas. 59, 1127\u20131133 (2010)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"1639_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/92.988724","volume":"10","author":"MC Johnson","year":"2002","unstructured":"M.C. Johnson, D. Somasekhar, L.-Y. Chiou, K. Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Trans. Very Large Scale Integr. Syst. 10, 1\u20135 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR16","doi-asserted-by":"publisher","first-page":"1770","DOI":"10.1109\/JSSC.1996.542322","volume":"31","author":"T Kuroda","year":"1996","unstructured":"T. Kuroda et al., A 0.9-V, 150 MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE J. Solid-State Circuits 31, 1770\u20131779 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR17","doi-asserted-by":"crossref","unstructured":"W. Lim, I. Lee, D. Sylvester, D. Blaauw, Batteryless sub-nW cortex-M0+ processor with dynamic leakage-suppression logic. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 146\u2013147, 2015","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"1639_CR18","doi-asserted-by":"publisher","first-page":"4245","DOI":"10.1007\/s00542-016-2996-y","volume":"23","author":"R Lorenzo","year":"2017","unstructured":"R. Lorenzo, S. Chaudhury, LCNT-an approach to minimize leakage power in CMOS integrated circuits. Microsyst. Technol. 23, 4245\u20134253 (2017)","journal-title":"Microsyst. Technol."},{"key":"1639_CR19","doi-asserted-by":"publisher","first-page":"2654","DOI":"10.1007\/s00034-016-0442-0","volume":"36","author":"R Lorenzo","year":"2017","unstructured":"R. Lorenzo, S. Chaudhury, Dynamic threshold sleep transistor technique for high speed and low leakage in CMOS circuits. Circuits Syst. Signal Process 36, 2654\u20132671 (2017)","journal-title":"Circuits Syst. Signal Process"},{"key":"1639_CR20","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1109\/JSSC.2012.2237571","volume":"48","author":"N Maeda","year":"2013","unstructured":"N. Maeda et al., A 0.41 \u00b5A standby leakage 32 kb embedded SRAM with low-voltage resume-standby utilizing all digital current comparator in 28 nm HKMG CMOS. IEEE J. Solid-State Circuit 48, 917\u2013923 (2013)","journal-title":"IEEE J. Solid-State Circuit"},{"key":"1639_CR21","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01532-5","author":"M Morsali","year":"2020","unstructured":"M. Morsali, M.H. Moaiyeri, Ultra-high-performance magnetic nonvolatile level converter flip-flop with spin-hall assistance for dual-supply systems with power gating architecture. Circuits Syst. Signal Process (2020). https:\/\/doi.org\/10.1007\/s00034-020-01532-5","journal-title":"Circuits Syst. Signal Process"},{"key":"1639_CR22","doi-asserted-by":"publisher","first-page":"2841","DOI":"10.1007\/s00034-019-01309-5","volume":"39","author":"M Morsali","year":"2020","unstructured":"M. Morsali, M.H. Moaiyeri, NVLCFF: an energy-efficient magnetic nonvolatile level converter flip-flop for ultra-low-power design. Circuits Syst. Signal Process 39, 2841\u20132859 (2020)","journal-title":"Circuits Syst. Signal Process"},{"key":"1639_CR23","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S Mutoh","year":"1995","unstructured":"S. Mutoh et al., 1-V power supply high-speed digital circuit technology with multi-threshold-voltage CMOS. IEEE J. Solid-State Circuits 30, 847\u2013854 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR24","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/TVLSI.2006.886398","volume":"14","author":"JCh Park","year":"2006","unstructured":"JCh. Park, V.J. Mooney, Sleepy stack leakage reduction. IEEE Trans. Very Large Scale Integr. Syst. 14, 1250\u20131263 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR25","volume-title":"Low-Voltage\/Low-power Integrated Circuits","author":"E Sanchez-Sinencio","year":"1999","unstructured":"E. Sanchez-Sinencio, A.G. Andreou, Low-Voltage\/Low-Power Integrated Circuits (IEEE Press, New York, 1999)."},{"key":"1639_CR26","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1109\/TVLSI.2009.2035448","volume":"19","author":"A Sathanur","year":"2011","unstructured":"A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino, Row-based power-gating: a novel sleep transistor insertion methodology for leakage power optimization in nanometer CMOS circuits. IEEE Trans. Very Large Scale Integr. Syst. 19, 469\u2013482 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR27","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/92.988727","volume":"20","author":"A Shams","year":"2002","unstructured":"A. Shams, T. Darwish, M. Bayoumi, Performance analysis of low power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. Syst. 20, 20\u201329 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR28","first-page":"60","volume":"7","author":"PK Sharma","year":"2013","unstructured":"P.K. Sharma, B. Bhargava, S. Akashe, Reduction of leakage power in digital logic circuits using stacking technique in 45 nanometer regime. Int. J. Electron. Commun. Eng. 7, 60\u201365 (2013)","journal-title":"Int. J. Electron. Commun. Eng."},{"key":"1639_CR29","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1080\/00207217.2013.769186","volume":"101","author":"VK Sharma","year":"2014","unstructured":"V.K. Sharma, M. Pattanaik, B. Raj, ONOFIC approach: low power high speed nanoscale VLSI circuits design. Int. J. Electron. 101, 61\u201373 (2014)","journal-title":"Int. J. Electron."},{"key":"1639_CR30","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1109\/4.585288","volume":"32","author":"S Shigemitsu","year":"1997","unstructured":"S. Shigemitsu et al., A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE J. Solid-State Circuits 32, 861\u2013869 (1997)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR31","unstructured":"N. Sirisantana, L. Wei, K. Roy, High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness. In: Proceedings International Conference on Computer Design, pp. 227\u2013232, 2000"},{"key":"1639_CR32","unstructured":"K. Srikanth, K. Dhireesha, GALEOR: leakage reduction for CMOS circuit. In: Proceedings of 15th IEEE International Conference on Electronics Circuits and Systems, pp. 574\u2013577, 2008"},{"key":"1639_CR33","doi-asserted-by":"publisher","first-page":"893","DOI":"10.1109\/TVLSI.2008.2011912","volume":"17","author":"Y Thonnart","year":"2009","unstructured":"Y. Thonnart, E. Beign\u00e9, A. Valentian, P. Vivet, Power reduction of asynchronous logic circuits using activity detection. IEEE Trans. Very Large Scale Integr. Syst. 17, 893\u2013906 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR34","doi-asserted-by":"publisher","DOI":"10.1007\/b117184","volume-title":"Trade-offs in Analog Circuit Design, The Designer's Companion","author":"C Toumazou","year":"2002","unstructured":"C. Toumazou, G. Moschytz, B. Gilbert, Trade-Offs in Analog Circuit Design, The Designer\u2019s Companion (Kluwer Academic Publishers, Amsterdam, 2002)."},{"key":"1639_CR35","doi-asserted-by":"publisher","first-page":"1838","DOI":"10.1109\/JSSC.2003.818291","volume":"38","author":"JW Tschanz","year":"2003","unstructured":"J.W. Tschanz et al., Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circuits 38, 1838\u20131845 (2003)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR36","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1016\/j.compeleceng.2014.10.020","volume":"45","author":"P Upadhyay","year":"2015","unstructured":"P. Upadhyay, R. Kar, D. Mandal, S.P. Ghoshal, A design of low swing and multi threshold voltage based low power 12T SRAM cell. Comput. Electr. Eng. 45, 108\u2013121 (2015)","journal-title":"Comput. Electr. Eng."},{"key":"1639_CR37","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1109\/JSSC.2007.907996","volume":"43","author":"Y Wang","year":"2008","unstructured":"Y. Wang et al., A 1.1 GHz 12 \u03bcA\/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications. IEEE J. Solid-State Circuits 43, 172\u2013179 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1639_CR38","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/92.748196","volume":"7","author":"L Wei","year":"1999","unstructured":"L. Wei, Zh. Chen, K. Roy, M.C. Johnson, Y. Ye, V.K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications. IEEE Trans. Very Large Scale Integr. Syst. 7, 16\u201324 (1999)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1639_CR39","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NHE Weste","year":"2011","unstructured":"N.H.E. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. (Pearson Education, Delhi, 2011).","edition":"4"},{"key":"1639_CR40","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1016\/j.mee.2006.01.271","volume":"83","author":"H Wong","year":"2006","unstructured":"H. Wong, H. Iwai, On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors. Microelectron. Eng. 83, 1867\u20131904 (2006)","journal-title":"Microelectron. Eng."},{"key":"1639_CR41","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1109\/JSSC.2004.842846","volume":"40","author":"K Zhang","year":"2005","unstructured":"K. Zhang et al., SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. IEEE J. Solid-State Circuits 40, 895\u2013901 (2005)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01639-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01639-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01639-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,15]],"date-time":"2021-06-15T16:10:36Z","timestamp":1623773436000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01639-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,5]]},"references-count":41,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2021,7]]}},"alternative-id":["1639"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01639-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,5]]},"assertion":[{"value":"12 March 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 December 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 December 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 January 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}