{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:14:33Z","timestamp":1760080473719,"version":"3.37.3"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T00:00:00Z","timestamp":1611187200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T00:00:00Z","timestamp":1611187200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["No. 61974092"],"award-info":[{"award-number":["No. 61974092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1007\/s00034-020-01643-z","type":"journal-article","created":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T17:03:33Z","timestamp":1611248613000},"page":"3125-3142","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS"],"prefix":"10.1007","volume":"40","author":[{"given":"Mengying","family":"Hu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3584-5559","authenticated-orcid":false,"given":"Jing","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Yuekang","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Xiaoming","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jianjun","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,1,21]]},"reference":[{"key":"1643_CR1","doi-asserted-by":"crossref","unstructured":"Y. Cao, Y. Chen, Z. Ni, F. Ye, J. Ren, An 11b 80 ms\/s SAR ADC with speed-enhanced SAR logic and high-linearity CDAC. In: 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 18\u201321 (2018)","DOI":"10.1109\/APCCAS.2018.8605568"},{"key":"1643_CR2","doi-asserted-by":"crossref","unstructured":"Y. Chen, J. Wang, H. Hu, F. Ye, J. Ren, A 200 ms\/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20134 (2017)","DOI":"10.1109\/ISCAS.2017.8050244"},{"key":"1643_CR3","doi-asserted-by":"crossref","unstructured":"Y. Chen, X. Zhu, H. Tamura, M. Kibune, Y. Tomita, T. Hamada, M. Yoshioka, K. Ishikawa, T. Takayama, J. Ogawa, S. Tsukamoto, T. Kuroda, Split capacitor DAC mismatch calibration in successive approximation ADC. In: 2009 IEEE Custom Integrated Circuits Conference, pp. 279\u2013282 (2009)","DOI":"10.1109\/CICC.2009.5280859"},{"issue":"12","key":"1643_CR4","doi-asserted-by":"publisher","first-page":"3434","DOI":"10.1109\/TVLSI.2017.2742515","volume":"25","author":"Y Chung","year":"2017","unstructured":"Y. Chung, C. Yen, An 11-bit 100-ms\/s subranged-SAR ADC in 65-nm cmos. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(12), 3434\u20133443 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"1643_CR5","doi-asserted-by":"publisher","first-page":"1989","DOI":"10.1109\/TVLSI.2018.2849008","volume":"26","author":"Y Chung","year":"2018","unstructured":"Y. Chung, C. Yen, P. Tsai, B. Chen, A 12-bit 40-ms\/s SAR ADC with a fast-binary-window DAC switching scheme. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(10), 1989\u20131998 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"1643_CR6","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1109\/JSSC.2007.892169","volume":"42","author":"BP Ginsburg","year":"2007","unstructured":"B.P. Ginsburg, A.P. Chandrakasan, 500-ms\/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE J. Solid-State Circuits 42(4), 739\u2013747 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1643_CR7","doi-asserted-by":"crossref","unstructured":"P. Harikumar, J.J. Wikner, Design of a reference voltage buffer for a 10-bit 50 ms\/s SAR ADC in 65 nm CMOS. In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 249\u2013252 (2015)","DOI":"10.1109\/ISCAS.2015.7168617"},{"key":"1643_CR8","doi-asserted-by":"crossref","unstructured":"M. Hesener, T. Eicher, A. Hanneberg, D. Herbison, F. Kuttner, H. Wenske, A 14b 40 ms\/s redundant SAR ADC with 480 mhz clock in 0.13 pm CMOS. In: 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 248\u2013600 (2007)","DOI":"10.1109\/ISSCC.2007.373387"},{"issue":"3","key":"1643_CR9","doi-asserted-by":"publisher","first-page":"881","DOI":"10.1109\/TCSI.2017.2771364","volume":"65","author":"C Hsu","year":"2018","unstructured":"C. Hsu, S. Chang, C. Huang, L. Chang, Y. Shyu, C. Hou, H. Tseng, C. Kung, H. Hu, A 12-b 40-ms\/s calibration-free SAR ADC. IEEE Trans. Circuits Syst. I: Regular Papers 65(3), 881\u2013890 (2018)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Papers"},{"issue":"2","key":"1643_CR10","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1049\/el.2016.3029","volume":"53","author":"Y Hu","year":"2017","unstructured":"Y. Hu, A. Liu, B. Li, Z. Wu, Closed-loop charge recycling switching scheme for SAR ADC. Electron. Lett. 53(2), 66\u201368 (2017)","journal-title":"Electron. Lett."},{"key":"1643_CR11","doi-asserted-by":"crossref","unstructured":"G. Huang, S. Chang, Y. Lin, C. Liu, C. Huang, A 10b 200 ms\/s 0.82 mw SAR ADC in 40 nm CMOS. In: 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 289\u2013292 (2013)","DOI":"10.1109\/ASSCC.2013.6691039"},{"issue":"24","key":"1643_CR12","doi-asserted-by":"publisher","first-page":"1273","DOI":"10.1049\/el.2019.2533","volume":"55","author":"JE Kim","year":"2019","unstructured":"J.E. Kim, T. Yoo, K. Baek, T.T. Kim, Balanced sampling switch for high linearity and a wide temperature range in low power SAR ADCs. Electron. Lett. 55(24), 1273\u20131275 (2019)","journal-title":"Electron. Lett."},{"issue":"11","key":"1643_CR13","doi-asserted-by":"publisher","first-page":"1524","DOI":"10.1109\/TCSII.2017.2756036","volume":"65","author":"D Li","year":"2018","unstructured":"D. Li, Z. Zhu, R. Ding, Y. Yang, A 1.4-mw 10-bit 150-ms\/s SAR ADC with nonbinary split capacitive DAC in 65-nm CMOS. IEEE Trans. Circuits and Syst. II: Exp. Br. 65(11), 1524\u20131528 (2018)","journal-title":"IEEE Trans. Circuits and Syst. II: Exp. Br."},{"key":"1643_CR14","doi-asserted-by":"crossref","unstructured":"W. Li, F. Li, J. Liu, H. Li, Z. Wang, A 13-bit 160 ms\/s pipelined subranging-SAR ADC with low-offset dynamic comparator. In: 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 225\u2013228 (2017)","DOI":"10.1109\/ASSCC.2017.8240257"},{"issue":"4","key":"1643_CR15","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","volume":"45","author":"C Liu","year":"2010","unstructured":"C. Liu, S. Chang, G. Huang, Y. Lin, A 10-bit 50-ms\/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits 45(4), 731\u2013740 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1643_CR16","doi-asserted-by":"crossref","unstructured":"C. Liu, S. Chang, G. Huang, Y. Lin, C. Huang, C. Huang, L. Bu, C. Tsai, A 10b 100 ms\/s 1.13 mw SAR ADC with binary-scaled error compensation. In: 2010 IEEE International Solid-State Circuits Conference\u2014(ISSCC), pp. 386\u2013387 (2010)","DOI":"10.1109\/ISSCC.2010.5433970"},{"issue":"11","key":"1643_CR17","doi-asserted-by":"publisher","first-page":"2645","DOI":"10.1109\/JSSC.2015.2466475","volume":"50","author":"C Liu","year":"2015","unstructured":"C. Liu, C. Kuo, Y. Lin, A 10 bit 320 ms\/s low-cost SAR ADC for IEEE 802.11ac applications in 20 nm CMOS. IEEE J. Solid-State Circuits 50(11), 2645\u20132654 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1643_CR18","doi-asserted-by":"crossref","unstructured":"M. Liu, A. van Roermund, P. Harpe, A 7.1fj\/conv.-step 88 db-sfdr 12b SAR ADC with energy-efficient swap-to-reset. In: ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, pp. 409\u2013412 (2016)","DOI":"10.1109\/ESSCIRC.2016.7598328"},{"issue":"11","key":"1643_CR19","doi-asserted-by":"publisher","first-page":"2979","DOI":"10.1109\/JSSC.2017.2742532","volume":"52","author":"M Liu","year":"2017","unstructured":"M. Liu, A.H.M. van Roermund, P. Harpe, A 7.1-fj\/conversion-step 88-db SFDR SAR ADC with energy-free swap to reset. IEEE J Solid-State Circuits 52(11), 2979\u20132990 (2017)","journal-title":"IEEE J Solid-State Circuits"},{"key":"1643_CR20","doi-asserted-by":"crossref","unstructured":"W. Liu, P. Huang, Y. Chiu, A 12b 22.5\/45 ms\/s 3.0 mw 0.059 mm2 CMOS SAR ADC achieving over 90 db SFDR. In: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 380\u2013381 (2010)","DOI":"10.1109\/ISSCC.2010.5433830"},{"key":"1643_CR21","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1016\/j.mejo.2018.10.011","volume":"82","author":"M Akbari","year":"2018","unstructured":"M. Akbari, O. Hashemipour, F. Khateb, F. Moradi, An energy-efficient DAC switching algorithm based on charge recycling method for SAR ADCs. Microelectron. J. 82, 29\u201335 (2018)","journal-title":"Microelectron. J."},{"issue":"7","key":"1643_CR22","doi-asserted-by":"publisher","first-page":"1188","DOI":"10.1002\/cta.2635","volume":"47","author":"M Akbari","year":"2019","unstructured":"M. Akbari, O. Hashemipour, M. Nazari, F. Moradi, A charge sharing-based switching scheme for SAR ADCs. Int. J. Circuit Theory Appl. 47(7), 1188\u20131198 (2019)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"6","key":"1643_CR23","doi-asserted-by":"publisher","first-page":"1372","DOI":"10.1109\/JSSC.2015.2417803","volume":"50","author":"T Miki","year":"2015","unstructured":"T. Miki, T. Morie, K. Matsukawa, Y. Bando, T. Okumoto, K. Obata, S. Sakiyama, S. Dosho, A 4.2 mw 50 ms\/s 13 bit CMOS SAR ADC with SNR and SFDR enhancement techniques. IEEE J. Solid-State Circuits 50(6), 1372\u20131381 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1643_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSI.2019.2944396","volume":"67","author":"C Park","year":"2020","unstructured":"C. Park, T. Chen, K. Noh, D. Zhou, S. Prakash, M.N. Alizadeh, A.I. Karsilayan, D. Chen, R.L. Geiger, J. Silva-Martinez, A 12-bit 125-ms\/s 25-bit\/cycle SAR-based pipeline ADC employing a self-biased gain boosting amplifier. IEEE Trans. Circuits Syst. I: Regular Pap. 67, 1\u201312 (2020)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Pap."},{"issue":"3","key":"1643_CR25","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1049\/el.2019.3141","volume":"56","author":"J Park","year":"2020","unstructured":"J. Park, D. Kim, T. An, M. Kim, G. Ahn, S. Lee, 12 b 50 ms\/s 0.18 $$\\mu $$m CMOS SAR ADC based on highly linear C-R hybrid DAC. Electron. Lett. 56(3), 119\u2013121 (2020)","journal-title":"Electron. Lett."},{"issue":"12","key":"1643_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSII.2020.2981971","volume":"67","author":"Y Roh","year":"2020","unstructured":"Y. Roh, D. Chang, S. Ryu, A 40-nm cmos 12b 120-ms\/s nonbinary SAR-assisted SAR ADC with double clock-rate coarse decision. IEEE Trans. Circuits Syst. II: Exp. Br. 67(12), 1 (2020)","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Br."},{"issue":"1","key":"1643_CR27","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/TCSI.2017.2720629","volume":"65","author":"Y Shen","year":"2018","unstructured":"Y. Shen, Z. Zhu, S. Liu, Y. Yang, A reconfigurable 10-to-12-b 80-to-20-ms\/s bandwidth scalable SAR ADC. IEEE Trans. Circuits Syst. I: Regular Pap. 65(1), 51\u201360 (2018)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Pap."},{"issue":"2","key":"1643_CR28","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/TCSI.2014.2363517","volume":"62","author":"L Sun","year":"2015","unstructured":"L. Sun, B. Li, A.K.Y. Wong, W.T. Ng, K.P. Pun, A charge recycling sar adc with a LSB-down switching scheme. IEEE Trans. Circuits Syst. I: Regular Pap. 62(2), 356\u2013365 (2015)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Pap."},{"issue":"10","key":"1643_CR29","doi-asserted-by":"publisher","first-page":"2222","DOI":"10.1109\/JSSC.2016.2582861","volume":"51","author":"W Tseng","year":"2016","unstructured":"W. Tseng, W. Lee, C. Huang, P. Chiu, A 12-bit 104 ms\/s sar adc in 28 nm cmos for digitally-assisted wireless transmitters. IEEE J. Solid-State Circuits 51(10), 2222\u20132231 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1643_CR30","doi-asserted-by":"crossref","unstructured":"W. Tung, S. Huang, An energy-efficient 11-bit 10-ms\/s SAR ADC with monotonie switching split capacitor array. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2018)","DOI":"10.1109\/ISCAS.2018.8351306"},{"issue":"9","key":"1643_CR31","doi-asserted-by":"publisher","first-page":"1990","DOI":"10.1109\/TVLSI.2019.2912504","volume":"27","author":"D Xu","year":"2019","unstructured":"D. Xu, H. Jiang, L. Qiu, X. Yu, J. Wang, Z. Zhang, C. Zhu, S. Xu, A linearity-enhanced 10-bit 160-ms\/s SAR ADC with low-noise comparator technique. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(9), 1990\u20131997 (2019)","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"1643_CR32","doi-asserted-by":"crossref","unstructured":"J. Xue, H. Ghaedrahmati, J. Jin, A 10-bit 160ms\/s SAR ADC with fast-response reference voltage buffer. In: 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1\u20133 (2018)","DOI":"10.1109\/ICSICT.2018.8565690"},{"issue":"1","key":"1643_CR33","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/TCSII.2017.2676048","volume":"65","author":"T Yousefi","year":"2018","unstructured":"T. Yousefi, A. Dabbaghian, M. Yavari, An energy-efficient DAC switching method for SAR ADCs. IEEE Trans. Circuits Syst. II: Exp. Br. 65(1), 41\u201345 (2018)","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Br."},{"issue":"9","key":"1643_CR34","doi-asserted-by":"publisher","first-page":"1763","DOI":"10.1109\/TVLSI.2018.2832472","volume":"26","author":"H Zhang","year":"2018","unstructured":"H. Zhang, J. Sun, J. Zhang, R. Zhang, A. ChanCarusone, A low-power pipelined-SAR ADC using boosted bucket-brigade device for residue charge processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(9), 1763\u20131776 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"1643_CR35","doi-asserted-by":"publisher","first-page":"2991","DOI":"10.1109\/JSSC.2017.2742523","volume":"52","author":"M Zhang","year":"2017","unstructured":"M. Zhang, K. Noh, X. Fan, E. S\u00e1nchez-Sinencio, A 0.8\u20131.2 v 10\u201350 ms\/s 13-bit subranging pipelined-sar adc using a temperature-insensitive time-based amplifier. IEEE J. Solid-State Circuits 52(11), 2991\u20133005 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"1643_CR36","doi-asserted-by":"publisher","first-page":"1111","DOI":"10.1109\/JSSC.2010.2048498","volume":"45","author":"Y Zhu","year":"2010","unstructured":"Y. Zhu, C. Chan, U. Chio, S. Sin, U. Seng-Pan, R.P. Martins, F. Maloberti, A 10-bit 100-ms\/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circuits 45(6), 1111\u20131121 (2010)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01643-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-020-01643-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-020-01643-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,15]],"date-time":"2021-06-15T16:12:40Z","timestamp":1623773560000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-020-01643-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,21]]},"references-count":36,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2021,7]]}},"alternative-id":["1643"],"URL":"https:\/\/doi.org\/10.1007\/s00034-020-01643-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2021,1,21]]},"assertion":[{"value":"3 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 December 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 December 2020","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 January 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with ethical standards"}},{"value":"No conflicts or interests with any authorities or person","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of interest\/Competing interests"}},{"value":"All data used in this essay are collected by the authors mentioned in the essay without other sources","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Availability of data and material"}},{"value":"No software application or custom code are utilized in the research process","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Code availability"}}]}}