{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:58:44Z","timestamp":1774331924233,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T00:00:00Z","timestamp":1611273600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T00:00:00Z","timestamp":1611273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1007\/s00034-021-01649-1","type":"journal-article","created":{"date-parts":[[2021,1,22]],"date-time":"2021-01-22T09:08:48Z","timestamp":1611306528000},"page":"3836-3865","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A Low Area FPGA Implementation of Reversible Gate Encryption with Heterogeneous Key Generation"],"prefix":"10.1007","volume":"40","author":[{"given":"K.","family":"Saranya","sequence":"first","affiliation":[]},{"given":"K. N.","family":"Vijeyakumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,1,22]]},"reference":[{"key":"1649_CR1","first-page":"1825","volume":"119","author":"HD Azari","year":"2018","unstructured":"H.D. Azari, P.V. Joshi, An efficient implementation of present cipher model with 80 bit and 128 bit key over FPGA based hardware architecture. Int. J. Pure Appl. Math. 119, 1825\u20131832 (2018)","journal-title":"Int. J. Pure Appl. Math."},{"key":"1649_CR2","doi-asserted-by":"publisher","first-page":"557","DOI":"10.1016\/j.dib.2016.12.050","volume":"10","author":"AN Bahar","year":"2017","unstructured":"A.N. Bahar, M.M. Rahman, N.M. Nahid, M.K. Hassan, Energy dissipation dataset for reversible logic gates in quantum dot-cellular automata. Data Brief 10, 557\u2013560 (2017)","journal-title":"Data Brief"},{"key":"1649_CR3","first-page":"67","volume":"5","author":"MK Balajee","year":"2016","unstructured":"M.K. Balajee, J.M. Gnanasekar, Evaluation of key dependent S-box based data security algorithm using hamming distance and balanced output. Tem J. 5, 67\u201375 (2016)","journal-title":"Tem J."},{"issue":"1\u201313","key":"1649_CR4","doi-asserted-by":"publisher","first-page":"2681","DOI":"10.1007\/s11276-019-02017-3","volume":"26","author":"A Balamanikandan","year":"2020","unstructured":"A. Balamanikandan, K. Krishnamoorthi, Low area ASIC implementation of LUT\u2013CLA\u2013QTL architecture for cryptography applications. Wireless Netw. 26(1\u201313), 2681\u20132693 (2020)","journal-title":"Wireless Netw."},{"key":"1649_CR5","doi-asserted-by":"crossref","unstructured":"G. Bansod, A. Patil, S. Sutar, N. Pisharoty,\u00a0An ultralightweight encryption design for security in pervasive computing, in Big Data Security on Cloud (BigDataSecurity). IEEE International Conference on High Performance and Smart Computing (HPSC), and IEEE International Conference on Intelligent Data and Security (IDS) (2016), pp. 79\u201384","DOI":"10.1109\/BigDataSecurity-HPSC-IDS.2016.29"},{"key":"1649_CR6","doi-asserted-by":"publisher","first-page":"150","DOI":"10.1109\/CC.2016.7405712","volume":"13","author":"ZHAO Guosheng","year":"2016","unstructured":"Z.H.A.O. Guosheng, W.A.N.G. Jian, Security analysis and enhanced design of a dynamic block cipher. China Commun. 13, 150\u2013160 (2016)","journal-title":"China Commun."},{"key":"1649_CR7","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1016\/j.apmt.2017.08.003","volume":"9","author":"E Honarvarfard","year":"2017","unstructured":"E. Honarvarfard, M. Gamella, A. Poghossian, M.J. Sch\u00f6ning, E. Katz, An enzyme-based reversible controlled NOT (CNOT) logic gate operating on a semiconductor transducer. Appl. Mater. Today 9, 266\u2013270 (2017)","journal-title":"Appl. Mater. Today"},{"key":"1649_CR8","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1016\/j.micpro.2019.05.015","volume":"69","author":"S Karunamurthi","year":"2019","unstructured":"S. Karunamurthi, V.K. Natarajan, VLSI implementation of reversible logic gates cryptography with LFSR key. Microprocess. Microsyst. 69, 68\u201378 (2019)","journal-title":"Microprocess. Microsyst."},{"key":"1649_CR9","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1016\/j.compeleceng.2016.07.005","volume":"58","author":"I Koyuncu","year":"2017","unstructured":"I. Koyuncu, A.T. \u00d6zcerit, The design and realization of a new high speed FPGA-based chaotic true random number generator. Comput. Electr. Eng. 58, 203\u2013214 (2017)","journal-title":"Comput. Electr. Eng."},{"key":"1649_CR10","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/TCSI.2016.2611561","volume":"64","author":"B Koziel","year":"2017","unstructured":"B. Koziel, R. Azarderakhsh, M.M. Kermani, D. Jao, Post-quantum cryptography on FPGA based on isogenies on elliptic curves. IEEE Trans. Circuits Syst. I Regul. Pap. 64, 86\u201399 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1649_CR11","doi-asserted-by":"publisher","first-page":"1594","DOI":"10.1109\/TC.2018.2815605","volume":"67","author":"B Koziel","year":"2018","unstructured":"B. Koziel, R. Azarderakhsh, M.M. Kermani, A high-performance and scalable hardware architecture for isogeny-based cryptography. IEEE Trans. Comput. 67, 1594\u20131609 (2018)","journal-title":"IEEE Trans. Comput."},{"key":"1649_CR12","first-page":"81","volume":"15","author":"S Kuchhal","year":"2015","unstructured":"S. Kuchhal, R. Verma, Security design of DES using reversible logic. Int. J. Comput. Sci. Netw. Secur. 15, 81 (2015)","journal-title":"Int. J. Comput. Sci. Netw. Secur."},{"key":"1649_CR13","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/j.micpro.2016.03.011","volume":"45","author":"L Li","year":"2016","unstructured":"L. Li, B. Liu, H. Wang, QTL: a new ultra-lightweight block cipher. Microprocess. Microsyst. 45, 45\u201355 (2016)","journal-title":"Microprocess. Microsyst."},{"key":"1649_CR14","first-page":"822","volume":"29","author":"GS Mahdi","year":"2011","unstructured":"G.S. Mahdi, A modification of TEA block cipher algorithm for data security (MTEA). Eng. Technol. J. 29, 822\u2013832 (2011)","journal-title":"Eng. Technol. J."},{"key":"1649_CR15","first-page":"99","volume":"4","author":"MS Mahindrakar","year":"2014","unstructured":"M.S. Mahindrakar, Evaluation of blowfish algorithm based on avalanche effect. Int. J. Innov. Eng. Technol. 4, 99\u2013103 (2014)","journal-title":"Int. J. Innov. Eng. Technol."},{"key":"1649_CR16","first-page":"399","volume":"119","author":"ST Nadu","year":"2018","unstructured":"S.T. Nadu, A block cipher algorithm to enhance the avalanche effect using dynamic key-dependent s-box and genetic operations. Int. J. Pure Appl. Math. 119, 399\u2013418 (2018)","journal-title":"Int. J. Pure Appl. Math."},{"key":"1649_CR17","first-page":"270","volume":"3","author":"AC Nuthan","year":"2013","unstructured":"A.C. Nuthan, C. Nagaraj, V.B. Havyas, Implementation of data encryption standard using reversible gate logic. Int. J. Soft Comput. Eng. 3, 270\u2013272 (2013)","journal-title":"Int. J. Soft Comput. Eng."},{"issue":"2","key":"1649_CR18","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1007\/s41635-018-0049-y","volume":"3","author":"S Patranabis","year":"2019","unstructured":"S. Patranabis, D.B. Roy, A. Chakraborty, N. Nagar, A. Singh, D. Mukhopadhyay, S. Ghosh, Lightweight design-for-security strategies for combined countermeasures against side channel and fault analysis in IoT applications. J. Hardw. Syst. Secur. 3(2), 103\u2013131 (2019)","journal-title":"J. Hardw. Syst. Secur."},{"key":"1649_CR19","first-page":"1654","volume":"8","author":"K Rajesh","year":"2019","unstructured":"K. Rajesh, G. Umamaheswara Reddy, FPGA implementation of encryption and decryption of a message using optimized reconfigurable reversible gate. Int. J. Innov. Eng. Technol. 8, 1654\u20131658 (2019)","journal-title":"Int. J. Innov. Eng. Technol."},{"key":"1649_CR20","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1016\/j.ipl.2011.06.014","volume":"111","author":"P Sarkar","year":"2011","unstructured":"P. Sarkar, Tweakable enciphering schemes using only the encryption function of a block cipher. Inf. Process. Lett. 111, 945\u2013955 (2011)","journal-title":"Inf. Process. Lett."},{"key":"1649_CR21","doi-asserted-by":"publisher","first-page":"1675","DOI":"10.1109\/TCAD.2018.2859251","volume":"38","author":"M Soeken","year":"2018","unstructured":"M. Soeken, M. Roetteler, N. Wiebe, G. De Micheli, LUT-based hierarchical reversible logic synthesis. Comput. Aided Des. Integr. Circuits Syst. 38, 1675\u20131688 (2018)","journal-title":"Comput. Aided Des. Integr. Circuits Syst."},{"key":"1649_CR22","first-page":"76","volume":"16","author":"N Tara","year":"2017","unstructured":"N. Tara, H.M.H. Babu, L. Jamal, Power efficient optimum design of the reversible Plessey logic block of a field-programmable gate array. Sustain. Comput. Inf. Syst. 16, 76\u201392 (2017)","journal-title":"Sustain. Comput. Inf. Syst."},{"key":"1649_CR23","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1016\/j.optlaseng.2016.10.025","volume":"90","author":"M Zhang","year":"2017","unstructured":"M. Zhang, X. Tong, Joint image encryption and compression scheme based on IWT and SPIHT. Opt. Lasers Eng. 90, 254\u2013274 (2017)","journal-title":"Opt. Lasers Eng."},{"key":"1649_CR24","first-page":"115","volume":"32","author":"H Zodpe","year":"2018","unstructured":"H. Zodpe, A. Sapkal, An efficient AES implementation using FPGA with enhanced security features. J. King Saud Univ. Eng. Sci. 32, 115\u2013122 (2018)","journal-title":"J. King Saud Univ. Eng. Sci."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01649-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01649-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01649-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T11:07:23Z","timestamp":1626088043000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01649-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,22]]},"references-count":24,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["1649"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01649-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,22]]},"assertion":[{"value":"8 May 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 December 2020","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 January 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 January 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with Ethical Standards"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}