{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:58:05Z","timestamp":1771657085698,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2021,2,16]],"date-time":"2021-02-16T00:00:00Z","timestamp":1613433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,2,16]],"date-time":"2021-02-16T00:00:00Z","timestamp":1613433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1007\/s00034-021-01658-0","type":"journal-article","created":{"date-parts":[[2021,2,18]],"date-time":"2021-02-18T23:47:00Z","timestamp":1613692020000},"page":"4169-4185","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["High-Performance Carry Select Adders"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3188-6858","authenticated-orcid":false,"given":"R.","family":"Jothin","sequence":"first","affiliation":[]},{"given":"P.","family":"Sreelatha","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ahilan","sequence":"additional","affiliation":[]},{"given":"M. Peer","family":"Mohamed","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,2,16]]},"reference":[{"issue":"2","key":"1658_CR1","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1080\/10798587.2016.1231881","volume":"23","author":"EJ Alex","year":"2016","unstructured":"E.J. Alex, M. Vijayaraj, Energy efficient BEC modified carry select adder based PTMAC architecture for biomedical processors. Intell. Autom. Soft Comput. 23(2), 383\u2013388 (2016)","journal-title":"Intell. Autom. Soft Comput."},{"issue":"22","key":"1658_CR2","doi-asserted-by":"publisher","first-page":"2101","DOI":"10.1049\/el:19981706","volume":"34","author":"TY Ceiang","year":"1998","unstructured":"T.Y. Ceiang, M.J. Hsiao, Carry-select adder using single ripple carry adder. Electron. Lett. 34(22), 2101\u20132103 (1998)","journal-title":"Electron. Lett."},{"issue":"2","key":"1658_CR3","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1109\/JSAC.2015.2504318","volume":"34","author":"Y Fan","year":"2016","unstructured":"Y. Fan et al., A low-latency list successive-cancellation decoding implementation for polar codes. IEEE J. Sel. Areas Commun. 34(2), 303\u2013317 (2016)","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"1","key":"1658_CR4","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1658_CR5","doi-asserted-by":"publisher","first-page":"4384","DOI":"10.1007\/s00034-018-0770-3","volume":"37","author":"MU Haque","year":"2018","unstructured":"M.U. Haque, Z.T. Sworna, H.M.H. Babu, A.K. Biswas, A fast FPGA-based BCD adder. Circuits Syst. Signal Process. 37, 4384\u20134408 (2018)","journal-title":"Circuits Syst. Signal Process."},{"issue":"12","key":"1658_CR6","doi-asserted-by":"publisher","first-page":"3138","DOI":"10.1109\/TVLSI.2014.2386897","volume":"23","author":"G He","year":"2015","unstructured":"G. He, D. Zhou, Y. Li, Z. Chen, T. Zhang, S. Goto, High-throughput power-efficient VLSI architecture of fractional motion estimation for ultra-HD HEVC video encoding. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(12), 3138\u20133142 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1658_CR7","doi-asserted-by":"publisher","first-page":"103237","DOI":"10.1016\/j.micpro.2020.103237","volume":"78","author":"R Jothin","year":"2020","unstructured":"R. Jothin, C. Vasanthanayaki, High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications. Microprocess. Microsyst. 78, 103237 (2020)","journal-title":"Microprocess. Microsyst."},{"key":"1658_CR8","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2018.1535920","author":"R Jothin","year":"2018","unstructured":"R. Jothin, C. Vasanthanayaki, High performance error tolerant adders for image processing applications. IETE J. Res. (2018). https:\/\/doi.org\/10.1080\/03772063.2018.1535920","journal-title":"IETE J. Res."},{"issue":"7","key":"1658_CR9","doi-asserted-by":"publisher","first-page":"693","DOI":"10.1007\/s11265-020-01528-z","volume":"92","author":"R Jothin","year":"2020","unstructured":"R. Jothin, C. Vasanthanayaki, High performance four segment error tolerant adder for 8-bit pixel depth image processing applications. J. Sign Process. Syst. 92(7), 693\u2013703 (2020)","journal-title":"J. Sign Process. Syst."},{"issue":"3","key":"1658_CR10","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1007\/s10836-016-5587-z","volume":"32","author":"R Jothin","year":"2016","unstructured":"R. Jothin, C. Vasanthanayaki, High performance significance approximation error tolerance adder for image processing applications. J. Electron. Test. 32(3), 377\u2013383 (2016)","journal-title":"J. Electron. Test."},{"issue":"1","key":"1658_CR11","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/s10836-016-5634-9","volume":"33","author":"R Jothin","year":"2017","unstructured":"R. Jothin, C. Vasanthanayaki, High speed energy efficient static segment adder for approximate computing. J. Electron. Test. 33(1), 125\u2013132 (2017)","journal-title":"J. Electron. Test."},{"issue":"1","key":"1658_CR12","first-page":"62","volume":"6","author":"J Kaur","year":"2015","unstructured":"J. Kaur, L. Sood, Comparison between various types of adder topologies. IJCST 6(1), 62\u201366 (2015)","journal-title":"IJCST"},{"issue":"10","key":"1658_CR13","doi-asserted-by":"publisher","first-page":"614","DOI":"10.1049\/el:20010430","volume":"37","author":"Y Kim","year":"2001","unstructured":"Y. Kim, L.-S. Kim, 64-bit carry-select adder with reduced area. Electron. Lett. 37(10), 614\u2013615 (2001)","journal-title":"Electron. Lett."},{"issue":"1","key":"1658_CR14","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1109\/TC.2015.2417549","volume":"65","author":"W Liu","year":"2016","unstructured":"W. Liu, L. Chen, C. Wang, M. O\u2019Neill, F. Lombardi, Design and analysis of inexact floating-point adders. IEEE Trans. Comput. 65(1), 308\u2013314 (2016)","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"1658_CR15","first-page":"14427","volume":"119","author":"P Malarmannan","year":"2018","unstructured":"P. Malarmannan, P. Sivaprakash, M. Rohit, J. Pradeep, Design and implementation of modified square root carry select adder in QCA. Int. J. Pure Appl. Math. 119(12), 14427\u201314432 (2018)","journal-title":"Int. J. Pure Appl. Math."},{"issue":"5","key":"1658_CR16","doi-asserted-by":"publisher","first-page":"1750082","DOI":"10.1142\/S0218126617500827","volume":"26","author":"YS Mehrabani","year":"2017","unstructured":"Y.S. Mehrabani, R.F. Mirzaee, Z. Zareei, S.M. Daryabari, A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. J. Circuits Syst. Comput. 26(5), 1750082 (2017)","journal-title":"J. Circuits Syst. Comput."},{"issue":"6","key":"1658_CR17","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/TCSII.2014.2319695","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"B.K. Mohanty, S. Patel, Area-delay-power efficient carry-select adder. IEEE Trans. Circuits Syst. II Express Briefs 61(6), 418\u2013422 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"4","key":"1658_CR18","doi-asserted-by":"publisher","first-page":"903","DOI":"10.1109\/JSSC.2016.2636225","volume":"52","author":"B Moons","year":"2017","unstructured":"B. Moons, M. Verhelst, An energy-efficient precision-scalable convnet processor in 40nm CMOS. IEEE J. Solid-State Circuits (JSSC) 52(4), 903\u2013914 (2017)","journal-title":"IEEE J. Solid-State Circuits (JSSC)"},{"issue":"7","key":"1658_CR19","doi-asserted-by":"publisher","first-page":"1007","DOI":"10.1049\/iet-cds.2019.0130","volume":"13","author":"P Patali","year":"2019","unstructured":"P. Patali, S.T. Kassim, High throughput FIR filter architectures using retiming and modified CSLA based adders. IET Circuits Devices Syst. 13(7), 1007\u20131017 (2019)","journal-title":"IET Circuits Devices Syst."},{"issue":"2","key":"1658_CR20","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","volume":"20","author":"B Ramkumar","year":"2012","unstructured":"B. Ramkumar, H.M. Kittur, Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 371\u2013375 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"1658_CR21","first-page":"35","volume":"5","author":"AS Ramya","year":"2015","unstructured":"A.S. Ramya, A.C.N. Mounica, B.R. Babu, Performance analysis of different 8-bit full adders. IOSR J. VLSI Signal Process (IOSR-JVSP) 5(4), 35\u201339 (2015)","journal-title":"IOSR J. VLSI Signal Process (IOSR-JVSP)"},{"key":"1658_CR22","doi-asserted-by":"crossref","unstructured":"M. Shafique, W. Ahmad, R. Hafiz, J. Henkel, A low latency generic accuracy configurable adder. In: 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp 1\u20136 (2015)","DOI":"10.1145\/2744769.2744778"},{"key":"1658_CR23","doi-asserted-by":"publisher","unstructured":"A. Tapadar, S. Sarkari, A. Dutta, J. Mehedi, Power and area aware improved SQRT carry select adder (CSIA). In: 2nd International Conference on Trends in Electronics and Informatics (ICOEI), Tirunelveli. pp. 1064\u20131070 (2018) doi: https:\/\/doi.org\/10.1109\/ICOEI.2018.8553702","DOI":"10.1109\/ICOEI.2018.8553702"},{"issue":"2","key":"1658_CR24","first-page":"327","volume":"10","author":"SD Thabah","year":"2017","unstructured":"S.D. Thabah, M. Sonowal, P. Saha, Experimental studies on multi-operand adders. Int. J. Smart Sens. Intell. Syst. 10(2), 327\u2013340 (2017)","journal-title":"Int. J. Smart Sens. Intell. Syst."},{"issue":"2","key":"1658_CR25","first-page":"306","volume":"67","author":"G Themozhi","year":"2014","unstructured":"G. Themozhi, V. Thenmozhi, Propagation delay based comparison of parallel adders. J. Theor. Appl. Inf. Technol. 67(2), 306\u2013315 (2014)","journal-title":"J. Theor. Appl. Inf. Technol."},{"issue":"5","key":"1658_CR26","doi-asserted-by":"publisher","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","volume":"25","author":"S Venkatachalam","year":"2017","unstructured":"S. Venkatachalam, S. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1782\u20131786 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1658_CR27","doi-asserted-by":"crossref","unstructured":"Z. Yang, J. Han, F. Lombardi, Transmission gate-based approximate adders for inexact computing. In: Proceedings of the NANOARCH, IEEE\/ACM International Symposium on. IEEE, pp. 145\u2013150 (2015)","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"1658_CR28","doi-asserted-by":"crossref","unstructured":"Z. Yang, A. Jain, J. Liang, J. Han, F. Lombardi, Approximate XOR\/XNOR-based adders for inexact computing. IEEE-NANO, pp. 690\u2013693 (2013)","DOI":"10.1109\/NANO.2013.6720793"},{"issue":"3","key":"1658_CR29","doi-asserted-by":"publisher","first-page":"733","DOI":"10.1109\/TCSI.2014.2366812","volume":"62","author":"C Zhang","year":"2015","unstructured":"C. Zhang, L. Liu, D. Markovi\u0107, V. \u00d6wall, A heterogeneous reconfigurable cell array for MIMO signal processing. IEEE Trans. Circuits Syst. I Regul. Pap. 62(3), 733\u2013742 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01658-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01658-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01658-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T11:12:16Z","timestamp":1626088336000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01658-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,16]]},"references-count":29,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["1658"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01658-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,16]]},"assertion":[{"value":"10 June 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 January 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 January 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 February 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}