{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:09:37Z","timestamp":1767262177375,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2021,3,18]],"date-time":"2021-03-18T00:00:00Z","timestamp":1616025600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,3,18]],"date-time":"2021-03-18T00:00:00Z","timestamp":1616025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1007\/s00034-021-01671-3","type":"journal-article","created":{"date-parts":[[2021,3,18]],"date-time":"2021-03-18T18:47:37Z","timestamp":1616093257000},"page":"4407-4427","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":22,"title":["Design of Low-Power Wallace Tree Multiplier Architecture Using Modular Approach"],"prefix":"10.1007","volume":"40","author":[{"given":"Vaibhavi","family":"Solanki","sequence":"first","affiliation":[]},{"given":"A. D.","family":"Darji","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8409-5307","authenticated-orcid":false,"given":"Harikrishna","family":"Singapuri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,3,18]]},"reference":[{"issue":"3","key":"1671_CR1","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/JETCAS.2018.2832204","volume":"8","author":"MS Ansari","year":"2018","unstructured":"M.S. Ansari, H. Jiang, B.F. Cockburn, J. Han, Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J. Emerg. Select. Top. Circ. Syst. 8(3), 404\u2013416 (2018). https:\/\/doi.org\/10.1109\/JETCAS.2018.2832204","journal-title":"IEEE J. Emerg. Select. Top. Circ. Syst."},{"key":"1671_CR2","unstructured":"S. Asif, Y. Kong, Performance analysis of wallace and radix-4 booth-wallace multipliers. In Proceedings of the 2015 Electronic System Level Synthesis Conference (ESLsyn), pp 17\u201322 (2015)"},{"key":"1671_CR3","doi-asserted-by":"publisher","unstructured":"S. Asif, Y. Kong, Analysis of different architectures of counter based wallace multipliers. In Proceedings of the 2015 Tenth International Conference on Computer Engineering Systems (ICCES), pp 139\u2013144, (2015). https:\/\/doi.org\/10.1109\/ICCES.2015.7393034","DOI":"10.1109\/ICCES.2015.7393034"},{"key":"1671_CR4","doi-asserted-by":"publisher","unstructured":"S. Asif, Y. Kong, Design of an algorithmic wallace multiplier using high speed counters. In Proceedings of the 2015 Tenth International Conference on Computer Engineering Systems (ICCES), pp 133\u2013138 (2015). https:\/\/doi.org\/10.1109\/ICCES.2015.7393033","DOI":"10.1109\/ICCES.2015.7393033"},{"issue":"10","key":"1671_CR5","doi-asserted-by":"publisher","first-page":"1985","DOI":"10.1109\/TCSI.2004.835683","volume":"51","author":"C Chang","year":"2004","unstructured":"C. Chang, J. Gu, M. Zhang, Ultra low-voltage low-power cmos 4\u20132 and 5\u20132 compressors for fast arithmetic circuits. IEEE Trans. Circ. Syst. I Reg. Papers 51(10), 1985\u20131997 (2004). https:\/\/doi.org\/10.1109\/TCSI.2004.835683","journal-title":"IEEE Trans. Circ. Syst. I Reg. Papers"},{"key":"1671_CR6","doi-asserted-by":"publisher","unstructured":"C. Fritz, A. T. Fam. Fast binary counters based on symmetric stacking. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 25(10):2971\u20132975 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2723475","DOI":"10.1109\/TVLSI.2017.2723475"},{"key":"1671_CR7","doi-asserted-by":"publisher","unstructured":"N. Jagadeeshkumar, D. Meganathan, A novel design of low power and high speed hybrid multiplier. In Proceedings of the 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), pp 1\u20136 (2017). https:\/\/doi.org\/10.1109\/ICSCN.2017.8085724","DOI":"10.1109\/ICSCN.2017.8085724"},{"key":"1671_CR8","doi-asserted-by":"publisher","unstructured":"K. B. Jaiswal, V. Nithish Kumar, P. Seshadri, G. Lakshminarayanan, Low power wallace tree multiplier using modified full adder. In Proceedings of the 2015 3rd International Conference on Signal Processing, Communication and Networking (ICSCN), pp 1\u20134, (2015). https:\/\/doi.org\/10.1109\/ICSCN.2015.7219880","DOI":"10.1109\/ICSCN.2015.7219880"},{"issue":"7","key":"1671_CR9","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1109\/TCSII.2004.831429","volume":"51","author":"Y Jiang","year":"2004","unstructured":"Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, J. Chung, A novel multiplexer-based low-power full adder. IEEE Trans. Circ. Syst. II Exp. Briefs 51(7), 345\u2013348 (2004). https:\/\/doi.org\/10.1109\/TCSII.2004.831429","journal-title":"IEEE Trans. Circ. Syst. II Exp. Briefs"},{"issue":"8","key":"1671_CR10","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, F. Lombardi, Design of approximate radix-4 booth multipliers for error-tolerant computing. IEEE Trans. Comput. 66(8), 1435\u20131441 (2017). https:\/\/doi.org\/10.1109\/TC.2017.2672976","journal-title":"IEEE Trans. Comput."},{"key":"1671_CR11","doi-asserted-by":"publisher","first-page":"566","DOI":"10.1016\/j.micpro.2017.07.002","volume":"52","author":"S Malek","year":"2017","unstructured":"S. Malek, S. Abdallah, A. Chehab, I. Elhajj, A. Kayssi, Low-power and high-speed shift-based multiplier for error tolerant applications. Microprocess. Microsyst. 52, 566\u2013574 (2017). https:\/\/doi.org\/10.1016\/j.micpro.2017.07.002","journal-title":"Microprocess. Microsyst."},{"key":"1671_CR12","doi-asserted-by":"publisher","unstructured":"P. Mavuri, B. Velan, Design and performance analysis of a high speed mac using different multipliers. In Proceedings of the 2015 Fifth International Conference on Advances in Computing and Communications (ICACC), pp 151\u2013154 (2015). https:\/\/doi.org\/10.1109\/ICACC.2015.95","DOI":"10.1109\/ICACC.2015.95"},{"key":"1671_CR13","doi-asserted-by":"publisher","unstructured":"M. Mehta, V. Parmar, E. Swartzlander, High-speed multiplier design using multi-input counter and compressor circuits. In [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic, pp 43\u201350, (1991). https:\/\/doi.org\/10.1109\/ARITH.1991.145532","DOI":"10.1109\/ARITH.1991.145532"},{"key":"1671_CR14","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/ICCTET.2014.6966322","volume":"2014","author":"S Murugeswari","year":"2014","unstructured":"S. Murugeswari, S.K. Mohideen, Design of area efficient and low power multipliers using multiplexer based full adder. Second Int. Conf. Curr. Trends Eng. Technol. ICCTET 2014, 388\u2013392 (2014). https:\/\/doi.org\/10.1109\/ICCTET.2014.6966322","journal-title":"Second Int. Conf. Curr. Trends Eng. Technol. ICCTET"},{"key":"1671_CR15","doi-asserted-by":"publisher","unstructured":"K. Prasad, K. K. Parhi, Low-power 4\u20132 and 5\u20132 compressors. In Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256), vol 1, pp 129\u2013133 (2001). https:\/\/doi.org\/10.1109\/ACSSC.2001.986892","DOI":"10.1109\/ACSSC.2001.986892"},{"key":"1671_CR16","doi-asserted-by":"publisher","unstructured":"R. Prathiba, P. Sandhya, R. Varun, Design of high performance and low power multiplier using modified booth encoder. In Proceedings of the 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), pp 794\u2013798 (2016). https:\/\/doi.org\/10.1109\/ICEEOT.2016.7754795","DOI":"10.1109\/ICEEOT.2016.7754795"},{"key":"1671_CR17","doi-asserted-by":"publisher","unstructured":"L. Qian, C. Wang, W. Liu, F. Lombardi, J. Han, Design and evaluation of an approximate wallace-booth multiplier. In Proceedings of the 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1974\u20131977, (2016). https:\/\/doi.org\/10.1109\/ISCAS.2016.7538962","DOI":"10.1109\/ISCAS.2016.7538962"},{"key":"1671_CR18","doi-asserted-by":"publisher","first-page":"2767","DOI":"10.1016\/j.proeng.2012.06.324","volume":"38","author":"N Ravi","year":"2012","unstructured":"N. Ravi, T. Rao, B. Rao, T. Prasad, A new reduced multiplication structure for low power and low area modified booth encoding multiplier. Int. Conf. Model. Optim. Comput. Proced. Eng. 38, 2767\u20132771 (2012). https:\/\/doi.org\/10.1016\/j.proeng.2012.06.324","journal-title":"Int. Conf. Model. Optim. Comput. Proced. Eng."},{"key":"1671_CR19","doi-asserted-by":"crossref","unstructured":"S. Ravi, A. Patel, M. Shabaz, P. Chaniyara, H. Kittur. Design of low-power multiplier using ucsla technique. In Artificial Intelligence and Evolutionary Algorithms in Engineering Systems, pp 119\u2013126, New Delhi. Springer, New York (2015)","DOI":"10.1007\/978-81-322-2135-7_14"},{"key":"1671_CR20","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1016\/j.aeue.2018.08.015","volume":"95","author":"A Saha","year":"2018","unstructured":"A. Saha, R. Pal, A. Naik, D. Pal, Novel cmos multi-bit counter for speed-power optimization in multiplier design. AEU Int. J. Electron. Commun. 95, 189\u2013198 (2018). https:\/\/doi.org\/10.1016\/j.aeue.2018.08.015","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1671_CR21","doi-asserted-by":"publisher","unstructured":"A. K. Sahu, L. Kumre, Low-power less-area bypassing-based multiplier design. In Proceedings of the 2017 International Conference on Inventive Computing and Informatics (ICICI), pp 522\u2013526 (2017). https:\/\/doi.org\/10.1109\/ICICI.2017.8365186","DOI":"10.1109\/ICICI.2017.8365186"},{"key":"1671_CR22","doi-asserted-by":"publisher","unstructured":"J. Selvakumar, V. C. Bhaskar, Low power and area optimized truncated multiplier architecture. In IET Chennai 3rd International on Sustainable Energy and Intelligent Systems (SEISCON 2012), pp 1\u20136, (2012). https:\/\/doi.org\/10.1049\/cp.2012.2209","DOI":"10.1049\/cp.2012.2209"},{"issue":"11","key":"1671_CR23","doi-asserted-by":"publisher","first-page":"1021","DOI":"10.1109\/T-C.1973.223639","volume":"22","author":"EE Swartzlander","year":"1973","unstructured":"E.E. Swartzlander, Parallel counters. IEEE Trans. Comput. 22(11), 1021\u20131024 (1973). https:\/\/doi.org\/10.1109\/T-C.1973.223639","journal-title":"IEEE Trans. Comput."},{"key":"1671_CR24","doi-asserted-by":"publisher","unstructured":"S. Veeramachaneni, A. Lingamneni, M. Krishna, M. Srinivas, Novel architectures for efficient (m, n) parallel counters. Proceedings of the 17th ACM Great Lakes symposium on VLSI, pp 188\u2013191, (2007). https:\/\/doi.org\/10.1145\/1228784.1228833","DOI":"10.1145\/1228784.1228833"},{"key":"1671_CR25","doi-asserted-by":"publisher","unstructured":"C. Vinoth, V. S. K. Bhaaskaran, B. Brindha, S. Sakthikumaran, V. Kavinilavu, B. Bhaskar, M. Kanagasabapathy, B. Sharath, A novel low power and high speed wallace tree multiplier for risc processor. In Proceedings of the 2011 3rd International Conference on Electronics Computer Technology, vol 1, pp 330\u2013334, (2011). https:\/\/doi.org\/10.1109\/ICECTECH.2011.5941617","DOI":"10.1109\/ICECTECH.2011.5941617"},{"issue":"1","key":"1671_CR26","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"CS Wallace","year":"1964","unstructured":"C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Elect. Comput. 13(1), 14\u201317 (1964). https:\/\/doi.org\/10.1109\/PGEC.1964.263830","journal-title":"IEEE Trans. Elect. Comput."},{"issue":"8","key":"1671_CR27","doi-asserted-by":"publisher","first-page":"1134","DOI":"10.1109\/TC.2010.103","volume":"59","author":"RS Waters","year":"2010","unstructured":"R.S. Waters, E.E. Swartzlander, A reduced complexity wallace multiplier reduction. IEEE Trans. Comput. 59(8), 1134\u20131137 (2010). https:\/\/doi.org\/10.1109\/TC.2010.103","journal-title":"IEEE Trans. Comput."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01671-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01671-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01671-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T17:14:27Z","timestamp":1628097267000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01671-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,18]]},"references-count":27,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["1671"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01671-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2021,3,18]]},"assertion":[{"value":"26 December 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 January 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 January 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 March 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}