{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T17:04:08Z","timestamp":1767978248587,"version":"3.49.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2021,3,27]],"date-time":"2021-03-27T00:00:00Z","timestamp":1616803200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,3,27]],"date-time":"2021-03-27T00:00:00Z","timestamp":1616803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1007\/s00034-021-01696-8","type":"journal-article","created":{"date-parts":[[2021,3,27]],"date-time":"2021-03-27T06:02:37Z","timestamp":1616824957000},"page":"4877-4902","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["DGFinSAL: A New Low Power Adiabatic FinFET-Based Logic Family for DPA-Resistant Applications"],"prefix":"10.1007","volume":"40","author":[{"given":"Ehsan","family":"Panahifar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9879-8054","authenticated-orcid":false,"given":"Alireza","family":"Hassanzadeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,3,27]]},"reference":[{"issue":"1","key":"1696_CR1","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1109\/TCSI.2014.2359720","volume":"62","author":"M Avital","year":"2014","unstructured":"M. Avital, H. Dagan, I. Levi, O. Keren, A. Fish, DPA-secured quasi-adiabatic logic (SQAL) for low-power passive RFID tags employing S-boxes. IEEE Trans. Circuits Syst. 62(1), 149\u2013156 (2014)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1696_CR2","first-page":"232","volume":"2006","author":"M Bucci","year":"2006","unstructured":"M. Bucci, L. Giancane, R. Luzzi, A. Trifiletti, A three-phase dual-rail pre-charge logic. Cryptogr. Hardw. Embed. Syst. CHES 2006, 232\u2013241 (2006)","journal-title":"Cryptogr. Hardw. Embed. Syst. CHES"},{"issue":"6","key":"1696_CR3","doi-asserted-by":"publisher","first-page":"496","DOI":"10.1016\/j.mejo.2013.04.003","volume":"44","author":"M C\u00e2ncio","year":"2013","unstructured":"M. C\u00e2ncio, T. Yasuhiro, S. Toshikazu, Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level. Microelectron. J. 44(6), 496\u2013503 (2013)","journal-title":"Microelectron. J."},{"issue":"1","key":"1696_CR4","doi-asserted-by":"publisher","first-page":"166","DOI":"10.4218\/etrij.10.0209.0247","volume":"32","author":"B-D Choi","year":"2010","unstructured":"B.-D. Choi, K.E. Kim, K.-S. Chung, D.K. Kim, Analysis, symmetric adiabatic logic circuits against differential power. ETRI J. 32(1), 166\u2013168 (2010)","journal-title":"ETRI J."},{"key":"1696_CR5","unstructured":"M.J. Dworkin, E.B. Barker, J.R. Nechvatal, J. Foti, L.E. Bassham, E. Roback, J.F. Dray Jr, Advanced encryption standard AES. Federal Inf. Process. Stds. (NIST FIPS) (2001), p. 197"},{"key":"1696_CR6","doi-asserted-by":"crossref","unstructured":"H. Farkhani, A. Peiravi, J.M. Kargaard F. Moradi, Comparative study of FinFETs versus 22\u00a0nm bulk CMOS technologies: SRAM design perspective, in 27th IEEE International System-on-Chip Conference (SOCC), Las Vegas, NV, USA (2014)","DOI":"10.1109\/SOCC.2014.6948971"},{"key":"1696_CR7","doi-asserted-by":"crossref","unstructured":"D. Ghai, S.P. Mohanty, G. Thakral, Comparative analysis of double gate FinFET configurations for analog circuit design, in IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, USA (2013)","DOI":"10.1109\/MWSCAS.2013.6674772"},{"issue":"7","key":"1696_CR8","doi-asserted-by":"publisher","first-page":"1645","DOI":"10.1016\/j.future.2013.01.010","volume":"29","author":"J Gubbi","year":"2013","unstructured":"J. Gubbi, R. Buyya, S. Marusic, M. Palaniswami, Internet of Things (IoT): a vision, architectural elements, and future directions. Futur. Gener. Comput. Syst. 29(7), 1645\u20131660 (2013)","journal-title":"Futur. Gener. Comput. Syst."},{"key":"1696_CR9","doi-asserted-by":"crossref","unstructured":"S. Guilley, P. Hoogvorst, R. Pacalet, Differential power analysis model and some results, in Smart card research and advanced applications VI, vol. 153 (Springer, 2004), pp. 127\u2013142","DOI":"10.1007\/1-4020-8147-2_9"},{"key":"1696_CR10","unstructured":"D. Hisamoto, W. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T. King, J. Bokor C. Hu, A folded\u2010channel MOSFET for deep\u2010sub\u2010tenth micron era, in IEEE International Electron Devices Meeting Technical Digest, San Francisco, CA, USA (1998)"},{"issue":"12","key":"1696_CR11","doi-asserted-by":"publisher","first-page":"2320","DOI":"10.1109\/16.887014","volume":"47","author":"D Hisamoto","year":"2000","unstructured":"D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, C. Hu, Finfet-a self-aligned double-gate mosfet scalable to 20 nm. IEEE Trans. Electr. Dev. 47(12), 2320\u20132325 (2000)","journal-title":"IEEE Trans. Electr. Dev."},{"key":"1696_CR12","unstructured":"http:\/\/ptm.asu.edu"},{"key":"1696_CR13","unstructured":"X. Huang, W. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y. Choi, K. Asano, V. Subramanian, T. King, J. Bokor, C. Hu, Sub 50\u2010nm FinFET: PMOS, in IEEE International Electron Devices Meeting Technical Digest, Washington, DC, USA (1999)"},{"key":"1696_CR14","volume-title":"Nanoelectronic Circuit Design","year":"2011","unstructured":"N.K. Jha, D. Chen (eds.), Nanoelectronic Circuit Design (Springer, New York, 2011)"},{"issue":"9","key":"1696_CR15","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"KP Keshab","year":"2004","unstructured":"K.P. Keshab, X. Zhang, High-speed VLSI architectures for the AES algorithm. IEEE Trans. Very Large Scale Integr. Syst. 12(9), 957\u2013967 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1696_CR16","doi-asserted-by":"crossref","unstructured":"M. Khatir, A. Moradi, A. Ejlali, M.T.M. Shalmanim, M. Salmasizadeh, A secure and low-energy logic style using charge recovery, in Proceeding of the 13th International Symposium on Low Power Electronics and Design, Bangalore, India (2008)","DOI":"10.1145\/1393921.1393990"},{"key":"1696_CR17","doi-asserted-by":"crossref","unstructured":"P. Kocher, J. Jaffe, B. Jun, Differential power analysis, in Advances in Cryptology\u2014CRYPTO\u2019 99 (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"issue":"1","key":"1696_CR18","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"P. Kocher, J. Jaffe, B. Jun, P. Rohatgi, Introduction to differential power analysis. J. Cryptogr. Eng. 1(1), 5\u201327 (2011)","journal-title":"J. Cryptogr. Eng."},{"key":"1696_CR19","doi-asserted-by":"crossref","unstructured":"A. Kramer, J. Denker, B. Flower, J. Moroney, 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits, in Proceedings of the International Symposium on Low Power Design, Dana Point, California, USA (1995)","DOI":"10.1145\/224081.224115"},{"issue":"1","key":"1696_CR20","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/TCAD.2017.2685588","volume":"37","author":"SD Kumar","year":"2018","unstructured":"S.D. Kumar, H. Thapliyal, A. Mohammad, FinSAL: FinFET based secure adiabatic logic for energy-efficient and DPA resistant IoT devices. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(1), 110\u2013122 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1696_CR21","unstructured":"T.K. Liu, FinFET: history, fundamentals and future, in Symposium on VLSI Technology Short Course (2012)"},{"key":"1696_CR22","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"T Mangard","year":"2007","unstructured":"T. Mangard, E. Oswald, T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards (Springer, Berlin, 2007)."},{"key":"1696_CR23","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y Moon","year":"1996","unstructured":"Y. Moon, D.-K. Jeong, An efficient charge recovery logic circuit. IEEE J. Solid-State Circuits 31, 514\u2013522 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1696_CR24","unstructured":"A. Moradi, M. Khatir, M. Salmasizadeh, M. Shalmani, Investigating the DPA-Resistance Property of Charge Recovery Logics, IACR Cryptology ePrint Archive (2008)"},{"key":"1696_CR25","volume-title":"Towards Hardware-Intrinsic Security","author":"D Naccache","year":"2011","unstructured":"D. Naccache, A. Sadeghi, Towards Hardware-Intrinsic Security (Springer, Berlin, 2011)."},{"key":"1696_CR26","doi-asserted-by":"crossref","unstructured":"L.N. Ramakrishnan, M. Chakkaravarthy, A.S. Manchanda, M. Borowczak, R. Vemuri, SDMLp: on the use of complementary pass transistor logic for design of DPA resistant circuits, in IEEE International Symposium on Hardware-Oriented Security and Trust, San Francisco, CA, USA (2012)","DOI":"10.1109\/HST.2012.6224315"},{"key":"1696_CR27","volume-title":"The Design of Rijndael: AES\u2014The Advanced Encryption Standard","author":"V Rijmen","year":"2002","unstructured":"V. Rijmen, J. Daemen, The Design of Rijndael: AES\u2014The Advanced Encryption Standard (Springer, Berlin, Heidelberg, 2002)."},{"key":"1696_CR28","volume-title":"Introduction to Hardware Security and Trust","author":"M Tehranipoor","year":"2011","unstructured":"M. Tehranipoor, C. Wang, Introduction to Hardware Security and Trust (Springer, Berlin, 2011)."},{"key":"1696_CR29","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-2345-0","volume-title":"Adiabatic Logic: Future Trend and System Level Perspective","author":"P Teichmann","year":"2012","unstructured":"P. Teichmann, Adiabatic Logic: Future Trend and System Level Perspective (Springer, New York, 2012)."},{"key":"1696_CR30","unstructured":"K. Tiri, M. Akmal, I. Verbauwhede, A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis, in Proceedings of the 28th European Solid-State Circuits Conference, Florence, Italy (2002)"},{"key":"1696_CR31","unstructured":"I. Verbauwhede, K. Tiri, Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis, in 30th European Solid-State Circuits Conference, Leuven, Belgium (2004)"},{"issue":"20","key":"1696_CR32","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A Vetuli","year":"1996","unstructured":"A. Vetuli, S. Pascoli, L. Reyneri, Positive feedback in adiabatic logic. IEEE Electr. Lett. 32(20), 1867\u20131869 (1996)","journal-title":"IEEE Electr. Lett."},{"key":"1696_CR33","volume-title":"Asymptotically Zero Energy Computing Using Split-Level Charge Recovery Logic","author":"SG Younis","year":"1994","unstructured":"S.G. Younis, Asymptotically Zero Energy Computing Using Split-Level Charge Recovery Logic (Massachusetts Institute of Technology, New York, 1994)."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01696-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01696-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01696-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,27]],"date-time":"2021-08-27T09:15:49Z","timestamp":1630055749000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01696-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,27]]},"references-count":33,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["1696"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01696-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,27]]},"assertion":[{"value":"12 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 March 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 March 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}