{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T11:16:27Z","timestamp":1768475787234,"version":"3.49.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T00:00:00Z","timestamp":1620604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s00034-021-01725-6","type":"journal-article","created":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T19:03:46Z","timestamp":1620673426000},"page":"5718-5732","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["A Novel High-Performance Hybrid Full Adder for VLSI Circuits"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7720-6694","authenticated-orcid":false,"given":"Thiruvengadam","family":"Rajagopal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2829-830X","authenticated-orcid":false,"given":"Arvind","family":"Chakrapani","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,5,10]]},"reference":[{"issue":"4","key":"1725_CR1","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre-Hernandez","year":"2011","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718\u2013721 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1725_CR2","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1016\/j.mejo.2006.09.001","volume":"38","author":"M Alioto","year":"2007","unstructured":"M. Alioto, G. Di Cataldo, G. Palumbo, Mixed full adder topologies for high-performance low-power arithmetic circuits. Microelectron. J. 38(1), 130\u2013139 (2007)","journal-title":"Microelectron. J."},{"issue":"10","key":"1725_CR3","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TVLSI.2014.2357057","volume":"23","author":"P Bhattacharyya","year":"2015","unstructured":"P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(10), 2001\u20132008 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1725_CR4","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/82.996055","volume":"49","author":"H\u00a0T Bui","year":"2002","unstructured":"H\u00a0.T. Bui, Y. Wang, Y. Jiang, Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 49(1), 25\u201330 (2002)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"issue":"6","key":"1725_CR5","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"C\u00a0H Chang","year":"2005","unstructured":"C\u00a0.H. Chang, J\u00a0.M. Gu, M. Zhang, A review of 0.18-$$\\mu $$m full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(6), 686\u2013695 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1725_CR6","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"WC Elmore","year":"1948","unstructured":"W.C. Elmore, The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19(1), 55\u201363 (1948)","journal-title":"J. Appl. Phys."},{"issue":"12","key":"1725_CR7","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(12), 1309\u20131321 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"1725_CR8","doi-asserted-by":"publisher","first-page":"2066","DOI":"10.1109\/TCSI.2008.2001367","volume":"57","author":"I Hassoune","year":"2010","unstructured":"I. Hassoune, D. Flandre, I. O\u2019Connor, J. Legat, ULPFA: a new efficient design of a power-aware full adder. IEEE Trans. Circuits Syst. I Regul. Pap. 57(8), 2066\u20132074 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"5","key":"1725_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126617500840","volume":"26","author":"P Kumar","year":"2017","unstructured":"P. Kumar, R.K. Sharma, An energy efficient logic approach to implement CMOS full adder. J. Circuits Syst. Comput. 26(5), 1\u201320 (2017)","journal-title":"J. Circuits Syst. Comput."},{"issue":"4","key":"1725_CR10","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1142\/S0218126611007517","volume":"20","author":"RF Mirzaee","year":"2011","unstructured":"R.F. Mirzaee, M.H. Moaiyeri, H. Khorsand, K. Navi, A new robust and hybrid high-performance full adder cell. J. Circuits Syst. Comput. 20(4), 641\u2013655 (2011)","journal-title":"J. Circuits Syst. Comput."},{"issue":"8","key":"1725_CR11","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 26(8), 1481\u20131493 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,"},{"issue":"4","key":"1725_CR12","doi-asserted-by":"publisher","first-page":"457","DOI":"10.1016\/j.vlsi.2009.02.001","volume":"42","author":"K Navi","year":"2009","unstructured":"K. Navi, M. Maeen, V. foroutan, S. Timarchi, O. Kavehei, A novel low-power full-adder cell for low voltage. VLSI J. Integr. 42(4), 457\u2013467 (2009)","journal-title":"VLSI J. Integr."},{"issue":"1","key":"1725_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126617500141","volume":"26","author":"MC Parameshwara","year":"2017","unstructured":"M.C. Parameshwara, H.C. Srinivasaiah, Low-power hybrid 1-bit full adder circuit for energy efficient arithmetic applications. J. Circuits Syst. Comput. 26(1), 1\u201315 (2017)","journal-title":"J. Circuits Syst. Comput."},{"key":"1725_CR14","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"JM Rababey","year":"2003","unstructured":"J.M. Rababey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd edn. (Pearson Education, Delhi, 2003)","edition":"2"},{"issue":"1","key":"1725_CR15","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1049\/ip-cds:20010170","volume":"148","author":"D Radhakrishnan","year":"2001","unstructured":"D. Radhakrishnan, Low-voltage low-power CMOS full adder. IEE Proc. Circuits Devices Syst. 148(1), 19\u201324 (2001)","journal-title":"IEE Proc. Circuits Devices Syst."},{"issue":"1","key":"1725_CR16","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/92.988727","volume":"10","author":"A\u00a0M Shams","year":"2002","unstructured":"A\u00a0.M. Shams, T\u00a0.K. Darwish, M\u00a0.A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(1), 20\u201329 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1725_CR17","doi-asserted-by":"crossref","unstructured":"C.\u00a0K. Tung, Y.\u00a0C. Hung, S.\u00a0H. Shieh and G.\u00a0S. Huang, A low-power high-speed hybrid CMOS full adder for embedded system, in Proceedings of IEEE Conference Design Diagnostics Electronic Circuits System, vol. 13, pp. 1\u20134 (2007)","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"1725_CR18","doi-asserted-by":"crossref","unstructured":"L. Wang, N.R. Shanbhag, Noise-tolerant dynamic circuit design, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1 (Orlando, FL, 1999), pp. 549\u2013552","DOI":"10.1109\/ISCAS.1999.777950"},{"key":"1725_CR19","unstructured":"M. Zhang, J. Gu, and C.-H. Chang, A Novel hybrid pass logic with static CMOS output drive full adder cell, in Proceedings of International Symposium on Circuits and Systems, pp. 317\u2013320 (2003)"},{"issue":"7","key":"1725_CR20","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmermann","year":"1997","unstructured":"R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32(7), 1079\u20131090 (1997)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01725-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01725-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01725-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T15:35:27Z","timestamp":1725032127000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01725-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,10]]},"references-count":20,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1725"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01725-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,10]]},"assertion":[{"value":"11 June 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with Ethical Standards"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}