{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T06:36:07Z","timestamp":1764570967064,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s00034-021-01730-9","type":"journal-article","created":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T17:10:19Z","timestamp":1622567419000},"page":"5500-5532","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Design of an Improved Low-Power and High-Speed Booth Multiplier"],"prefix":"10.1007","volume":"40","author":[{"given":"Ahsan","family":"Rafiq","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4363-5308","authenticated-orcid":false,"given":"Shabbir Majeed","family":"Chaudhry","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,1]]},"reference":[{"issue":"2","key":"1730_CR1","doi-asserted-by":"publisher","first-page":"409","DOI":"10.1109\/TCSI.2016.2561518","volume":"64","author":"E Antelo","year":"2017","unstructured":"E. Antelo, P. Montuschi, A. Nannarelli, Improved 64-bit radix-16 booth multiplier based on partial product array height reduction. IEEE Trans Circuits Syst I Regul Pap 64(2), 409\u2013418 (2017)","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"10","key":"1730_CR2","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TVLSI.2014.2357057","volume":"23","author":"P Bhattacharyya","year":"2014","unstructured":"P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001\u20132008 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"9","key":"1730_CR3","doi-asserted-by":"publisher","first-page":"4357","DOI":"10.1007\/s00034-019-01044-x","volume":"38","author":"NVVK Boppana","year":"2019","unstructured":"N.V.V.K. Boppana, J. Kommareddy, S. Ren, Low-cost and high-performance 8 \u00d7 8 Booth multiplier. Circuits Syst. Signal Process. 38(9), 4357\u20134368 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"1730_CR4","first-page":"1","volume":"11","author":"T Chattopadhyay","year":"2017","unstructured":"T. Chattopadhyay, D.K. Gayen, All-optical 2\u2019s complement number conversion scheme without binary addition. Opto-Electronics 11(1), 1\u20137 (2017)","journal-title":"Opto-Electronics"},{"key":"1730_CR5","doi-asserted-by":"publisher","first-page":"34722","DOI":"10.1109\/ACCESS.2021.3061759","volume":"9","author":"SM Cho","year":"2021","unstructured":"S.M. Cho, P.K. Meher, L.T.N. Trung, H.J. Cho, S.Y. Park, Design of very high-speed pipeline FIR filter through precise critical path analysis. IEEE Access. 9, 34722\u201334735 (2021)","journal-title":"IEEE Access."},{"key":"1730_CR6","unstructured":"D. D. Gajski, Principles of Digital Design. (Prentice Hall, 1997)"},{"issue":"6","key":"1730_CR7","doi-asserted-by":"publisher","first-page":"764","DOI":"10.1049\/iet-cds.2017.0454","volume":"12","author":"A Garg","year":"2018","unstructured":"A. Garg, G. Joshi, Gate diffusion input based 4-bit Vedic multiplier design. IET Circuits Devices Syst. 12(6), 764\u2013770 (2018)","journal-title":"IET Circuits Devices Syst."},{"issue":"3","key":"1730_CR8","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1109\/TC.2005.51","volume":"54","author":"Z Huang","year":"2005","unstructured":"Z. Huang, M.D. Ercegovac, High-performance low-power left-to-right array multiplier design. IEEE Trans. Comput. 54(3), 272\u2013283 (2005)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"1730_CR9","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1109\/4.902765","volume":"36","author":"N Itoh","year":"2001","unstructured":"N. Itoh, Y. Naemura, H. Makino, Y. Nakase, T. Yoshihara, Y. Horiba, A 600-MHz 54\/spl times\/54-bit multiplier with rectangular-styled Wallace tree. IEEE J. Solid-State Circuits 36(2), 249\u2013257 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"1730_CR10","doi-asserted-by":"publisher","first-page":"2638","DOI":"10.1109\/TC.2015.2493547","volume":"65","author":"H Jiang","year":"2016","unstructured":"H. Jiang, J. Han, F. Qiao, F. Lombardi, Approximate Radix-8 Booth multipliers for low-power and high-performance operation. IEEE Trans. Comput. 65(8), 2638\u20132644 (2016)","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"1730_CR11","doi-asserted-by":"publisher","first-page":"1105","DOI":"10.1109\/TC.2019.2895074","volume":"68","author":"N Kito","year":"2019","unstructured":"N. Kito, N. Takagi, Concurrent error detectable modified carry select adder with easy testability. IEEE Trans. Comput. 68(7), 1105\u20131110 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"1730_CR12","doi-asserted-by":"crossref","unstructured":"S.R. Kuang, J.P. Wang, C.Y. Guo, Modified booth multipliers with a regular partial product array. IEEE Trans. Circuits Syst. II Express Briefs. 56 (5), 404\u2013408 (2009)","DOI":"10.1109\/TCSII.2009.2019334"},{"issue":"4","key":"1730_CR13","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1364\/OL.13.000294","volume":"13","author":"Y Li","year":"1988","unstructured":"Y. Li, J. Zhu, G. Eichmann, Optical on-the-fly conversion of a modified signed digit to two\u2019s complement binary number representation. Optics Letter. 13(4), 294\u2013296 (1988)","journal-title":"Optics Letter."},{"issue":"8","key":"1730_CR14","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, F. Lombardi, Design of approximate radix-4 Booth multipliers for error-tolerant computing. IEEE Trans. Computer. 66(8), 1435\u20131441 (2017)","journal-title":"IEEE Trans. Computer."},{"issue":"6","key":"1730_CR15","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/TCSII.2014.2319695","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"B.K. Mohanty, S.K. Patel, Area\u2013delay\u2013power efficient carry-select adder. IEEE Trans. Circuits Syst. II Express Briefs 61(6), 418\u2013422 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1730_CR16","doi-asserted-by":"crossref","unstructured":"P. Patali, S.T. Kassim, Efficient modular hybrid adders and Radix-4 booth multipliers for DSP applications. Microelectronics Journal.\u00a096 (2020)","DOI":"10.1016\/j.mejo.2020.104701"},{"key":"1730_CR17","doi-asserted-by":"crossref","unstructured":"A.S. Prabhu, V. Elakya, Design of modified low power booth multiplier, in 2012 International Conference on Computing, Communication and Applications (2012), pp. 1\u20136","DOI":"10.1109\/ICCCA.2012.6179166"},{"key":"1730_CR18","unstructured":"J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd Edition. (Englewood Cliffs, NJ:Prentice-Hall, 2003)"},{"issue":"9","key":"1730_CR19","doi-asserted-by":"publisher","first-page":"3113","DOI":"10.1007\/s00034-015-0201-7","volume":"35","author":"Z Shabbir","year":"2016","unstructured":"Z. Shabbir, A.R. Ghumman, S.M. Chaudhry, A reduced-sp-D3Lsum adder-based high frequency 4\u00d74 Bit multiplier using Dadda algorithm. Circuits Syst. Signal Process. 35(9), 3113 (2016)","journal-title":"Circuits Syst. Signal Process."},{"key":"1730_CR20","doi-asserted-by":"crossref","unstructured":"M. Sjalander, P.L. Edefors, High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree, in 15th IEEE International Conference on Electronics, Circuits and Systems (2008), pp-33\u201336","DOI":"10.1109\/ICECS.2008.4674784"},{"key":"1730_CR21","unstructured":"I. E. Sutherland, B. Sproull, D. Harris, Logical Effort: Designing Fast CMOS Circuits. (Morgan Kaufmann, 1999)"},{"issue":"2","key":"1730_CR22","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1109\/TC.2015.2428691","volume":"65","author":"K Tsoumanis","year":"2016","unstructured":"K. Tsoumanis, N. Axelos, N. Moschopoulos, G. Zervakis, K. Pekmestzi, Pre-encoded multipliers based on non-redundant radix-4 signed digits encoding. IEEE Trans. Computer. 65(2), 670\u2013676 (2016)","journal-title":"IEEE Trans. Computer."},{"issue":"23","key":"1730_CR23","doi-asserted-by":"publisher","first-page":"2016","DOI":"10.1049\/el:19931345","volume":"29","author":"D Villeger","year":"1993","unstructured":"D. Villeger, V.G. Oklobdzija, Evaluation of booth encoding techniques for parallel multiplier implementation. Electron. Lett. 29(23), 2016\u20132017 (1993)","journal-title":"Electron. Lett."},{"key":"1730_CR24","volume-title":"A Circuits and Systems Perspective","author":"NHE Weste","year":"2005","unstructured":"N.H.E. Weste, D.M. Harris, C.M.O.S.V.L.S.I. Design, A Circuits and Systems Perspective, 4th edn. (Pearson, India, 2005).","edition":"4"},{"issue":"6","key":"1730_CR25","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1049\/el.2017.3996","volume":"54","author":"H Xue","year":"2018","unstructured":"H. Xue, R. Patel, N.V.V.K. Boppana, S. Ren, Low-power-delay-product radix-4 8\u22178 Booth multiplier in CMOS. Electron. Lett. 54(6), 344\u2013346 (2018)","journal-title":"Electron. Lett."},{"issue":"7","key":"1730_CR26","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/12.863039","volume":"49","author":"WC Yeh","year":"2000","unstructured":"W.C. Yeh, C.W. Jen, High-speed Booth encoded parallel multiplier design. IEEE Trans. Comput. 49(7), 692\u2013701 (2000)","journal-title":"IEEE Trans. Comput."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01730-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01730-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01730-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T16:01:58Z","timestamp":1632412918000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01730-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,1]]},"references-count":26,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1730"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01730-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2021,6,1]]},"assertion":[{"value":"16 November 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 April 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 June 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}