{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:31:59Z","timestamp":1771612319055,"version":"3.50.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T00:00:00Z","timestamp":1620777600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T00:00:00Z","timestamp":1620777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s00034-021-01738-1","type":"journal-article","created":{"date-parts":[[2021,5,12]],"date-time":"2021-05-12T17:02:54Z","timestamp":1620838974000},"page":"5759-5772","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Low-Complexity and High-Speed Architecture Design Methodology for Complex Square Root"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4938-4995","authenticated-orcid":false,"given":"Suresh","family":"Mopuri","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5636-0676","authenticated-orcid":false,"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,5,12]]},"reference":[{"issue":"4","key":"1738_CR1","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/TCSII.2009.2015386","volume":"56","author":"A Acharyya","year":"2009","unstructured":"A. Acharyya, K. Maharatna, B.M. Al-Hashimi, S.R. Gunn, Memory reduction methodology for distributed-arithmetic-based DWT\/IDWT exploiting data symmetry. IEEE Trans. Circuits Syst. II: Express Briefs 56(4), 285\u2013289 (2009). https:\/\/doi.org\/10.1109\/TCSII.2009.2015386","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"1738_CR2","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s11265-006-0029-2","volume":"49","author":"MD Ercegovac","year":"2007","unstructured":"M.D. Ercegovac, J.M. Muller, Complex square root with operand prescaling. J. VLSI Sign. Process. Syst. Sign. Im. 49, 19\u201330 (2007). https:\/\/doi.org\/10.1007\/s11265-006-0029-2","journal-title":"J. VLSI Sign. Process. Syst. Sign. Im."},{"key":"1738_CR3","volume-title":"The State of the Art m Numerical Analyszs","author":"W Kahan","year":"1987","unstructured":"W. Kahan, Branch cuts for complex elementary functions, in The State of the Art m Numerical Analyszs, ed. by M.J.D. Powell, A. Iserles (Oxford University Press, New York, 1987)"},{"key":"1738_CR4","series-title":"Lecture Notes in ComputerScience","doi-asserted-by":"publisher","DOI":"10.1007\/11533719_36","volume-title":"Computing and Combinatorics. COCOON 2005","author":"KI Ko","year":"2005","unstructured":"K.I. Ko, F. Yu, On the Complexity of Computing the Logarithm and Square Root Functions on a Complex Domain, in Computing and Combinatorics. COCOON 2005, vol. 3595, Lecture Notes in ComputerScience, ed. by L. Wang (Springer, Berlin, 2005). https:\/\/doi.org\/10.1007\/11533719_36"},{"issue":"12","key":"1738_CR5","doi-asserted-by":"publisher","first-page":"4183","DOI":"10.1109\/TCSI.2018.2835822","volume":"65","author":"Y Luo","year":"2018","unstructured":"Y. Luo, Y. Wang, H. Sun, Y. Zha, Z. Wang, H. Pan, CORDIC-based architecture for computing nth root and its implementation. IEEE Trans. Circuits Syst. I: Reg. Pap. 65(12), 4183\u20134195 (2018)","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"issue":"9","key":"1738_CR6","doi-asserted-by":"publisher","first-page":"1893","DOI":"10.1109\/TCSI.2009.2025803","volume":"56","author":"PK Meher","year":"2009","unstructured":"P.K. Meher, J. Valls, T. Juang, K. Sridharan, K. Maharatna, 50 years of CORDIC: algorithms, architectures, and applications. IEEE Trans. Circuits Syst. I: Reg. Pap. 56(9), 1893\u20131907 (2009). https:\/\/doi.org\/10.1109\/TCSI.2009.2025803","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"issue":"11","key":"1738_CR7","doi-asserted-by":"publisher","first-page":"3255","DOI":"10.1109\/TVLSI.2017.2740343","volume":"25","author":"S Mopuri","year":"2017","unstructured":"S. Mopuri, A. Acharyya, Low-complexity methodology for complex square-root computation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(11), 3255\u20133259 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2740343","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"1738_CR8","doi-asserted-by":"publisher","first-page":"4673","DOI":"10.1109\/TCSI.2019.2939720","volume":"66","author":"S Mopuri","year":"2019","unstructured":"S. Mopuri, A. Acharyya, Low complexity generic VLSI architecture design methodology for $$N^{th}$$ root and $$N^{th}$$ power computations. IEEE Trans. Circuits Syst. I: Reg. Pap. 66(12), 4673\u20134686 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2939720","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"key":"1738_CR9","doi-asserted-by":"publisher","first-page":"2551","DOI":"10.1007\/s00034-019-01277-w","volume":"39","author":"S Mopuri","year":"2020","unstructured":"S. Mopuri, A. Acharyya, Configurable rotation matrix of hyperbolic cordic for any logarithm and its inverse computation. Circuits Syst. Signal Process. 39, 2551\u20132573 (2020). https:\/\/doi.org\/10.1007\/s00034-019-01277-w","journal-title":"Circuits Syst. Signal Process."},{"issue":"7","key":"1738_CR10","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.1109\/TCSII.2018.2878599","volume":"66","author":"S Mopuri","year":"2019","unstructured":"S. Mopuri, S. Bhardwaj, A. Acharyya, Coordinate rotation-based design methodology for square root and division computation. IEEE Trans. Circuits Syst. II: Express Briefs 66(7), 1227\u20131231 (2019). https:\/\/doi.org\/10.1109\/TCSII.2018.2878599","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"1738_CR11","doi-asserted-by":"publisher","first-page":"378","DOI":"10.1109\/ICCD.2009.5413129","volume":"2009","author":"I Park","year":"2009","unstructured":"I. Park, T. Kim, Multiplier-less and table-less linear approximation for square and square-root. IEEE Int. Conf. Comput. Design 2009, 378\u2013383 (2009). https:\/\/doi.org\/10.1109\/ICCD.2009.5413129","journal-title":"IEEE Int. Conf. Comput. Design"},{"key":"1738_CR12","doi-asserted-by":"publisher","unstructured":"R.V.W. Putra, A novel fixed-point square root algorithm and its digital hardware design, in International Conference on ICT for Smart Society pp. 1\u20134 (2013). https:\/\/doi.org\/10.1109\/ICTSS.2013.6588110","DOI":"10.1109\/ICTSS.2013.6588110"},{"key":"1738_CR13","doi-asserted-by":"publisher","unstructured":"M. Sima, M. Senthilvelan, D. Iancu, J. Glossner, M. Moudgill, M. Schulte, Software solutions for converting a MIMO-OFDM channel into multiple SISO-OFDM channels, in Third IEEE International Conference on Wireless and Mobile Computing, Networking and Communications (WiMob 2007), p. 9 (2007), https:\/\/doi.org\/10.1109\/WIMOB.2007.4390803","DOI":"10.1109\/WIMOB.2007.4390803"},{"issue":"1","key":"1738_CR14","doi-asserted-by":"publisher","first-page":"37","DOI":"10.11591\/ijres.v1i1.440","volume":"1","author":"T Sutikno","year":"2012","unstructured":"T. Sutikno, A.Z. Jidin, A. Jidin, N.R.N. Idris, Simplified VHDL coding of modified non-restoring square root calculator. Int. J. Reconfig. Embed. Syst. 1(1), 37 (2012). https:\/\/doi.org\/10.11591\/ijres.v1i1.440","journal-title":"Int. J. Reconfig. Embed. Syst."},{"key":"1738_CR15","doi-asserted-by":"publisher","unstructured":"J. Taek-Jun Kwon, Draper, Floating-point division and square root implementation using a Taylor-series expansion algorithm with reduced look-up tables, in 2008 51st Midwest Symposium on Circuits and Systems, pp. 954\u2013957, (2008), https:\/\/doi.org\/10.1109\/MWSCAS.2008.4616959","DOI":"10.1109\/MWSCAS.2008.4616959"},{"key":"1738_CR16","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1023\/A:1008110704586","volume":"25","author":"JE Volder","year":"2000","unstructured":"J.E. Volder, The birth of cordic. J. VLSI Signal Process. Syst. Signal Image Video Technol. 25, 101\u2013105 (2000). https:\/\/doi.org\/10.1023\/A:1008110704586","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol."},{"key":"1738_CR17","doi-asserted-by":"publisher","unstructured":"D. Wang, M.D. Ercegovac, A design of complex square root for FPGA implementation, in Proc. SPIE 7444, Mathematics for Signal and Information Processing, 74440L (3 September 2009); https:\/\/doi.org\/10.1117\/12.831235","DOI":"10.1117\/12.831235"},{"issue":"8","key":"1738_CR18","doi-asserted-by":"publisher","first-page":"627","DOI":"10.1109\/TCSII.2010.2050946","volume":"57","author":"D Wang","year":"2010","unstructured":"D. Wang, M.D. Ercegovac, N. Zheng, Design of high-throughput fixed-point complex reciprocal\/square-root unit. IEEE Trans. Circuits Syst. II: Express Briefs 57(8), 627\u2013631 (2010). https:\/\/doi.org\/10.1109\/TCSII.2010.2050946","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"4","key":"1738_CR19","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1109\/TVLSI.2019.2959847","volume":"28","author":"Y Wang","year":"2020","unstructured":"Y. Wang, Y. Luo, Z. Wang, Q. Shen, H. Pan, GH CORDIC-based architecture for computing $$N$$ th root of single-precision floating-point number. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(4), 864\u2013875 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2019.2959847","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1738_CR20","doi-asserted-by":"publisher","unstructured":"X. Wang, Y. Zhang, Q. Ye, S. Yang, A new algorithm for designing square root calculators based on FPGA with pipeline technology, in 2009 Ninth International Conference on Hybrid Intelligent Systems, Shenyang, pp. 99\u2013102, (2009), https:\/\/doi.org\/10.1109\/HIS.2009.27","DOI":"10.1109\/HIS.2009.27"},{"key":"1738_CR21","doi-asserted-by":"publisher","unstructured":"J. Xiang, L. Guo, Y. Chen, J. Zhang, Study of GPS adaptive antenna technology based on complex number AACA, in 2008 4th International Conference on Wireless Communications, Networking and Mobile Computing, Dalian, pp. 1\u20134 (2008), https:\/\/doi.org\/10.1109\/WiCom.2008.534","DOI":"10.1109\/WiCom.2008.534"},{"key":"1738_CR22","doi-asserted-by":"publisher","unstructured":"B. Yang, D. Wang, L. Liu, Complex division and square-root using CORDIC, in 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet), Yichang, pp. 2464\u20132468, (2012), https:\/\/doi.org\/10.1109\/CECNet.2012.6201840","DOI":"10.1109\/CECNet.2012.6201840"},{"key":"1738_CR23","doi-asserted-by":"publisher","unstructured":"M. Ye, T. Liu, Y. Ye, G. Xu, T. Xu, FPGA Implementation of CORDIC-based square root operation for parameter extraction of digital pre-distortion for power amplifiers, in 2010 6th International Conference on Wireless Communications Networking and Mobile Computing (WiCOM), Chengdu, pp. 1\u20134, (2010), https:\/\/doi.org\/10.1109\/WICOM.2010.5600929","DOI":"10.1109\/WICOM.2010.5600929"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01738-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01738-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01738-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T15:57:55Z","timestamp":1632412675000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01738-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,12]]},"references-count":23,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1738"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01738-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,12]]},"assertion":[{"value":"18 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 April 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}