{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:01:43Z","timestamp":1771063303615,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T00:00:00Z","timestamp":1621209600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T00:00:00Z","timestamp":1621209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s00034-021-01741-6","type":"journal-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T16:04:54Z","timestamp":1621267494000},"page":"5682-5704","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":23,"title":["A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4240-2177","authenticated-orcid":false,"given":"Garima","family":"Thakur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3123-7284","authenticated-orcid":false,"given":"Harsh","family":"Sohal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7538-0584","authenticated-orcid":false,"given":"Shruti","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,17]]},"reference":[{"key":"1741_CR1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102940","author":"G Anusha","year":"2020","unstructured":"G. Anusha, P. Deepa, Design of approximate adders and multipliers for error tolerant image processing. Microproc. Microsyst (2020). https:\/\/doi.org\/10.1016\/j.micpro.2019.102940","journal-title":"Microproc. Microsyst"},{"issue":"3","key":"1741_CR2","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"31","author":"Kung Brent","year":"1982","unstructured":"Kung Brent, A regular layout for parallel adders. IEEE Trans. Comput. 31(3), 260\u2013264 (1982). https:\/\/doi.org\/10.1109\/TC.1982.1675982","journal-title":"IEEE Trans. Comput."},{"key":"1741_CR3","doi-asserted-by":"publisher","unstructured":"V.K. Chippa, S.T. Chakradhar, K. Roy, A. Raghunathan, Analysis and characterization of inherent application resilience for approximate computing. 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, USA. 1\u20139 (2013). https:\/\/doi.org\/10.1145\/2463209.2488873","DOI":"10.1145\/2463209.2488873"},{"key":"1741_CR4","doi-asserted-by":"publisher","unstructured":"A. Cilardo, A new speculative addition architecture suitable for two's complement operations. 2009 Design Automation & Test in Europe Conference & Exhibition, Nice. 664\u2013669 (2009). https:\/\/doi.org\/10.1109\/DATE.2009.5090749","DOI":"10.1109\/DATE.2009.5090749"},{"key":"1741_CR5","doi-asserted-by":"publisher","unstructured":"K. Du, P. Varman, K. Mohanram, High performance reliable variable latency carry select addition. Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden. 1257\u20131262 (2012). https:\/\/doi.org\/10.1109\/DATE.2012.6176685","DOI":"10.1109\/DATE.2012.6176685"},{"issue":"5","key":"1741_CR6","doi-asserted-by":"publisher","first-page":"1353","DOI":"10.1109\/TCSI.2015.2403036","volume":"62","author":"D Esposito","year":"2015","unstructured":"D. Esposito, D.D. Caro, E. Napoli, N. Petra, A.G.M. Strollo, Variable latency speculative han-carlson adder. IEEE Trans. Circuits Syst. I Regul. Pap. 62(5), 1353\u20131361 (2015). https:\/\/doi.org\/10.1109\/TCSI.2015.2403036","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1741_CR7","doi-asserted-by":"publisher","unstructured":"D. Esposito, D.D. Caro, M.D. Martino, A.G.M. Strollo, Variable latency speculative Han-Carlson adders topologies. 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Glasgow. 45\u201348 (2015). https:\/\/doi.org\/10.1109\/PRIME.2015.7251090","DOI":"10.1109\/PRIME.2015.7251090"},{"issue":"8","key":"1741_CR8","doi-asserted-by":"publisher","first-page":"1200","DOI":"10.1109\/TCSI.2016.2564699","volume":"63","author":"D Esposito","year":"2016","unstructured":"D. Esposito, D.D. Caro, A.G.M. Strollo, Variable latency speculative parallel prefix adders for unsigned and signed operands. IEEE Trans. Circuits Syst. I Regul. Pap. 63(8), 1200\u20131209 (2016). https:\/\/doi.org\/10.1109\/TCSI.2016.2564699","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1741_CR9","doi-asserted-by":"publisher","unstructured":"T. Han, D.A. Carlson, Fast area-efficient VLSI adders. 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH), Como, Italy. 49\u201356 (1987). https:\/\/doi.org\/10.1109\/ARITH.1987.6158699","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"1741_CR10","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1016\/j.procs.2018.10.402","volume":"143","author":"AR Hebbar","year":"2018","unstructured":"A.R. Hebbar, P. Srivastava, V.K. Joshi, Design of high speed carry select adder using modified parallel prefix adder. Procedia Comput. Sci. 143, 317\u2013324 (2018). https:\/\/doi.org\/10.1016\/j.procs.2018.10.402","journal-title":"Procedia Comput. Sci."},{"key":"1741_CR11","doi-asserted-by":"publisher","unstructured":"J. Han, M. Orshansky, Approximate computing: An emerging paradigm for energy-efficient design. 2013 18th IEEE European Test Symposium (ETS), Avignon, France. (2013). https:\/\/doi.org\/10.1109\/ETS.2013.6569370","DOI":"10.1109\/ETS.2013.6569370"},{"key":"1741_CR12","doi-asserted-by":"publisher","unstructured":"M. Horowitz, 1.1 Computing's energy problem (and what we can do about it). 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA. 10\u201314 (2014). https:\/\/doi.org\/10.1109\/ISSCC.2014.6757323","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"1741_CR13","unstructured":"HIPR. URL https:\/\/homepages.inf.ed.ac.uk\/rbf\/HIPR2\/blend.htm."},{"key":"1741_CR14","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1007\/s10836-016-5587-z","volume":"32","author":"R Jothin","year":"2016","unstructured":"R. Jothin, C. Vasanthanayaki, High performance significance approximation error tolerance adder for image processing applications. J. Electron. Test. 32, 377\u2013383 (2016). https:\/\/doi.org\/10.1007\/s10836-016-5587-z","journal-title":"J. Electron. Test."},{"key":"1741_CR15","doi-asserted-by":"publisher","unstructured":"H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, J. Han, A comparative evaluation of approximate multipliers. 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), Beijing, China. 191\u2013196 (2016). https:\/\/doi.org\/10.1145\/2950067.2950068","DOI":"10.1145\/2950067.2950068"},{"issue":"8","key":"1741_CR16","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","volume":"22","author":"PM Kogge","year":"1973","unstructured":"P.M. Kogge, H.S. Stone, A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. 22(8), 786\u2013793 (1973). https:\/\/doi.org\/10.1109\/TC.1973.5009159","journal-title":"IEEE Trans. Comput."},{"key":"1741_CR17","doi-asserted-by":"publisher","unstructured":"M. Kaneko, A Novel Framework for Procedural Construction of Parallel Prefix Adders. 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan. 1\u20135 (2019). https:\/\/doi.org\/10.1109\/ISCAS.2019.8702117","DOI":"10.1109\/ISCAS.2019.8702117"},{"key":"1741_CR18","unstructured":"I. Koren, Computer Arithmetic Algorithms. (2002)."},{"issue":"3","key":"1741_CR19","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/MC.2004.1274006","volume":"37","author":"SL Lu","year":"2004","unstructured":"S.L. Lu, Speeding up processing with approximation circuits. Computer 37(3), 67\u201373 (2004). https:\/\/doi.org\/10.1109\/MC.2004.1274006","journal-title":"Computer"},{"issue":"5","key":"1741_CR20","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1049\/ip-cdt:19960704","volume":"143","author":"SM Nowick","year":"1996","unstructured":"S.M. Nowick, Design of a low-latency asynchronous adder using speculative completion. IEE Proc. \u2013 Comput. Dig. Techn. 143(5), 301\u2013307 (1996). https:\/\/doi.org\/10.1049\/ip-cdt:19960704","journal-title":"IEE Proc. \u2013 Comput. Dig. Techn."},{"key":"1741_CR21","volume-title":"Computer Arithmatic: Algorithms and Hardware Designs","author":"B Parhami","year":"1999","unstructured":"B. Parhami, Computer Arithmatic: Algorithms and Hardware Designs (Oxford Univ. Press, New York, NY, USA, 1999)."},{"issue":"5","key":"1741_CR22","doi-asserted-by":"publisher","first-page":"696","DOI":"10.1002\/cta.2744","volume":"48","author":"M Priyadharshni","year":"2020","unstructured":"M. Priyadharshni, S. Kumaravel, Low power and area efficient error tolerant adder for image processing application. Int. J. Circuit Theory Appl. 48(5), 696\u2013708 (2020). https:\/\/doi.org\/10.1002\/cta.2744","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1741_CR23","doi-asserted-by":"publisher","unstructured":"S.M. Sudhakar, K.P. Chidambaram, E.E. Swartzlander, Hybrid Han-Carlson adder. 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), Boise, ID, USA. 818\u2013821 (2012). https:\/\/doi.org\/10.1109\/MWSCAS.2012.6292146","DOI":"10.1109\/MWSCAS.2012.6292146"},{"key":"1741_CR24","doi-asserted-by":"publisher","DOI":"10.1007\/s11045-021-00772-1","author":"G Thakur","year":"2021","unstructured":"G. Thakur, H. Sohal, S. Jain, A novel parallel prefix adder for optimized Radix-2 FFT processor. Multidimension. Syst. Signal Process. (2021). https:\/\/doi.org\/10.1007\/s11045-021-00772-1","journal-title":"Multidimension. Syst. Signal Process."},{"key":"1741_CR25","doi-asserted-by":"publisher","unstructured":"G. Thakur, H. Sohal, S. Jain, Design and Analysis of High-Speed Parallel Prefix Adder for Digital Circuit Design Applications. 2020 International Conference on Computational Performance Evaluation (ComPE), Shillong, India. 095\u2013100 (2020). https:\/\/doi.org\/10.1109\/ComPE49325.2020.9200064","DOI":"10.1109\/ComPE49325.2020.9200064"},{"issue":"7","key":"1741_CR26","first-page":"340","volume":"5","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, Design and comparative performance analysis of various multiplier circuit. J. Sci. Eng. Res. 5(7), 340\u2013349 (2018)","journal-title":"J. Sci. Eng. Res."},{"issue":"4","key":"1741_CR27","doi-asserted-by":"publisher","first-page":"213","DOI":"10.14419\/ijet.v7i3.4.16777","volume":"7","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, High speed RADIX-2 butterfly structure using novel Wallace multiplier. Int. J. Eng. Technol. 7(4), 213\u2013217 (2018)","journal-title":"Int. J. Eng. Technol."},{"key":"1741_CR28","doi-asserted-by":"publisher","unstructured":"G. Thakur, H. Sohal, S. Jain, FPGA-Based Parallel Prefix Speculative Adder for Fast Computation Application. 2020 Sixth International Conference on Parallel, Distributed and Grid Computing (PDGC), Waknaghat, India. 206\u2013210 (2020). https:\/\/doi.org\/10.1109\/PDGC50313.2020.9315783","DOI":"10.1109\/PDGC50313.2020.9315783"},{"issue":"2","key":"1741_CR29","doi-asserted-by":"publisher","first-page":"105","DOI":"10.5958\/2349-2988.2018.00015.3","volume":"10","author":"G Thakur","year":"2018","unstructured":"G. Thakur, H. Sohal, S. Jain, An efficient design of 8-bit high speed parallel prefix adder. Res. J. Sci. Technol. 10(2), 105\u2013114 (2018). https:\/\/doi.org\/10.5958\/2349-2988.2018.00015.3","journal-title":"Res. J. Sci. Technol."},{"key":"1741_CR30","doi-asserted-by":"publisher","unstructured":"A.K. Verma, P. Brisk, P. Ienne, Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design. Design, Automation and Test in Europe, Munich, Germany. 1250\u20131255 (2008). https:\/\/doi.org\/10.1109\/DATE.2008.4484850","DOI":"10.1109\/DATE.2008.4484850"},{"issue":"1","key":"1741_CR31","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDAT.2015.2505723","volume":"33","author":"Q Xu","year":"2016","unstructured":"Q. Xu, T. Mytkowicz, N.S. Kim, Approximate computing: a survey. IEEE Design & Test. 33(1), 8\u201322 (2016). https:\/\/doi.org\/10.1109\/MDAT.2015.2505723","journal-title":"IEEE Design & Test."},{"key":"1741_CR32","unstructured":"XILINX. URL https:\/\/www.xilinx.com\/products\/boards-and-kits\/device-family.html"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01741-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01741-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01741-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T15:58:52Z","timestamp":1632412732000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01741-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,17]]},"references-count":32,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1741"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01741-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,17]]},"assertion":[{"value":"25 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 April 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 April 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}