{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:41:31Z","timestamp":1764225691162},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1007\/s00034-021-01749-y","type":"journal-article","created":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T17:02:58Z","timestamp":1621875778000},"page":"5787-5798","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["High Efficient Polyphase Digital Down Converter on FPGA"],"prefix":"10.1007","volume":"40","author":[{"given":"Debarshi","family":"Datta","sequence":"first","affiliation":[]},{"given":"Himadri Sekhar","family":"Dutta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,5,24]]},"reference":[{"key":"1749_CR1","unstructured":"S. Creaney, I. Kostarnov, Designing efficient digital up and down converters for narrowband systems. XAPP1113 (v1.0) (2008). https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1113.pdf"},{"key":"1749_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-019-04579-w","author":"D Datta","year":"2019","unstructured":"D. Datta, P. Mitra, H.S. Dutta, FPGA implementation of high performance digital down converter for software defined radio. Microsyst. Tech. (2019). https:\/\/doi.org\/10.1007\/s00542-019-04579-w","journal-title":"Microsyst. Tech."},{"issue":"7","key":"1749_CR3","doi-asserted-by":"publisher","first-page":"1414","DOI":"10.1109\/TCSI.2005.851390","volume":"52","author":"GJ Dolecek","year":"2005","unstructured":"G.J. Dolecek, S.K. Mitra, A new two-stage sharpened comb Decimator. IEEE Trans. Circuits Syst. I. 52(7), 1414\u20131420 (2005). https:\/\/doi.org\/10.1109\/TCSI.2005.851390","journal-title":"IEEE Trans. Circuits Syst. I."},{"key":"1749_CR4","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617501262","author":"L Guo","year":"2017","unstructured":"L. Guo, F. Tan, P. Zhan, H. Zeng, Decomposing numerically controlled oscillator in parallel digital down conversion architecture. J. Circuits Syst. Comp. (2017). https:\/\/doi.org\/10.1142\/S0218126617501262","journal-title":"J. Circuits Syst. Comp."},{"key":"1749_CR5","volume-title":"Multirate signal processing for communication systems","author":"F Harris","year":"2004","unstructured":"F. Harris, Multirate Signal Processing for Communication Systems (Pearson Education Ltd., London, 2004)."},{"issue":"2","key":"1749_CR6","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1109\/TASSP.1981.1163535","volume":"29","author":"EB Hogenauer","year":"1981","unstructured":"E.B. Hogenauer, An economical class of digital filters for decimation and interpolation. IEEE Trans. Acoust. Speech Signal Process. 29(2), 155\u2013162 (1981). https:\/\/doi.org\/10.1109\/TASSP.1981.1163535","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"issue":"7","key":"1749_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.16.20190074","volume":"16","author":"V Jayaprakasan","year":"2019","unstructured":"V. Jayaprakasan, S. Vijayakumar, P.V. Naishadhkumar, Design of CIC based decimation filter structure using FPGA for WiMAX applications. IEICE Electr. Express 16(7), 1\u20136 (2019). https:\/\/doi.org\/10.1587\/elex.16.20190074","journal-title":"IEICE Electr. Express"},{"key":"1749_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/s13638-019-1349-9","volume":"31","author":"Q Jing","year":"2019","unstructured":"Q. Jing, Y. Li, J. Tong, Performance analysis of resample signal processing digital filters on FPGA. EURASIP J. on Wirel. Commun. Netw. 31, 1\u20139 (2019). https:\/\/doi.org\/10.1186\/s13638-019-1349-9","journal-title":"EURASIP J. on Wirel. Commun. Netw."},{"issue":"23","key":"1749_CR9","doi-asserted-by":"publisher","first-page":"8587","DOI":"10.1049\/joe.2018.9061","volume":"2019","author":"T Liu","year":"2019","unstructured":"T. Liu, S. Tian, L. Guo, Parallel wideband digital up-conversion architecture with efficiency. The J. Eng. 2019(23), 8587\u20138590 (2019). https:\/\/doi.org\/10.1049\/joe.2018.9061","journal-title":"The J. Eng."},{"issue":"12","key":"1749_CR10","doi-asserted-by":"publisher","first-page":"3548","DOI":"10.1109\/TVLSI.2017.2748603","volume":"25","author":"X Liu","year":"2017","unstructured":"X. Liu, X. Yan, Z. Wang, Q. Deng, Design and FPGA implementation of a reconfigurable digital down converter for wideband applications. IEEE Trans. VLSI Syst. 25(12), 3548\u20133552 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2748603","journal-title":"IEEE Trans. VLSI Syst."},{"key":"1749_CR11","unstructured":"M. Loehning, T. Hentschel, G. Fettweis, Digital down conversion in software radio terminals. In: 2000 10th European Signal Processing Conference Finland 3, IEEE (2000)"},{"key":"1749_CR12","volume-title":"Digital signal processing with field programmable gate arrays","author":"U Meyer-Baese","year":"2007","unstructured":"U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, 3rd edn. (Springer, Cham, 2007).","edition":"3"},{"key":"1749_CR13","doi-asserted-by":"crossref","unstructured":"L. Milic, Multirate Filtering for Digital Signal Processing: Matlab Applications (Information Science Reference, Hershey, NY, USA, 2009). http:\/\/firasaboulatif.free.fr\/index_files\/gaidaa%20book\/Digital%20Signal%20Processing\/Multirate%20Filtering.pdf","DOI":"10.4018\/978-1-60566-178-0"},{"key":"1749_CR14","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/j.vlsi.2019.05.006","volume":"68","author":"LL Motta","year":"2019","unstructured":"L.L. Motta, B.A.A. Acurio, N.F.T.A. Aniceto, L.G.P. Meloni, Design and implementation of a digital down\/up conversion directly from\/to RF channels in HDL. Int. the VLSI J. 68, 30\u201337 (2019). https:\/\/doi.org\/10.1016\/j.vlsi.2019.05.006","journal-title":"Int. the VLSI J."},{"key":"1749_CR15","doi-asserted-by":"publisher","unstructured":"S. Navid Shahrouzi, D. G. Perera, HDL code optimizations: impact on hardware implementations and CAD tools. In: 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), Canada, (2019). https:\/\/doi.org\/10.1109\/PACRIM47961.2019.8985074","DOI":"10.1109\/PACRIM47961.2019.8985074"},{"issue":"4","key":"1749_CR16","doi-asserted-by":"publisher","first-page":"40","DOI":"10.5937\/STR1604040O","volume":"66","author":"V Obradovi\u0107","year":"2016","unstructured":"V. Obradovi\u0107, P. Okiljevi\u0107, N. Kozi\u0107, D. Ivkovi\u0107, Practical implementation of digital down conversion for wideband direction finder on FPGA. Sci. Tech. Rev. 66(4), 40\u201346 (2016). https:\/\/doi.org\/10.5937\/STR1604040O","journal-title":"Sci. Tech. Rev."},{"key":"1749_CR17","volume-title":"Discrete-time signal processing","author":"AV Oppenheim","year":"2010","unstructured":"A.V. Oppenheim, R.W. Schafer, Discrete-Time Signal Processing, 3rd edn. (Prentice Hall, New Jersey, 2010).","edition":"3"},{"key":"1749_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01601-9","author":"P Sikka","year":"2020","unstructured":"P. Sikka, A.R. Asati, C. Shekhar, Power-and area-optimized high-level synthesis implementation of a digital down converter for software-defined radio applications. Circuits Syst. Signal Process (2020). https:\/\/doi.org\/10.1007\/s00034-020-01601-9","journal-title":"Circuits Syst. Signal Process"},{"issue":"7","key":"1749_CR19","doi-asserted-by":"publisher","first-page":"1585","DOI":"10.1109\/TIM.2016.2540861","volume":"65","author":"VK Tiwari","year":"2016","unstructured":"V.K. Tiwari, S.K. Jain, Hardware implementation of polyphase decomposition-based wavelet filters for power system harmonics estimation. IEEE Trans. Instr. Meas. 65(7), 1585\u20131595 (2016). https:\/\/doi.org\/10.1109\/TIM.2016.2540861","journal-title":"IEEE Trans. Instr. Meas."},{"key":"1749_CR20","volume-title":"FPGA-based system design","author":"W Wolf","year":"2004","unstructured":"W. Wolf, FPGA-Based System Design (Prentice- Hall, Englewood Cliffs, NJ, 2004)."},{"key":"1749_CR21","unstructured":"R. Yates, Fixed-point arithmetic: an introduction. August 23, (2007). https:\/\/courses.cs.washington.edu\/courses\/cse467\/08au\/labs\/l5\/fp.pdf"},{"issue":"2","key":"1749_CR22","doi-asserted-by":"publisher","first-page":"61","DOI":"10.17529\/jre.v10i2.116","volume":"10","author":"Z Zulfikar","year":"2012","unstructured":"Z. Zulfikar, Novel area optimization in FPGA implementation using efficient vhdl code. J. Rekayasa Elektr. 10(2), 61\u201366 (2012). https:\/\/doi.org\/10.17529\/jre.v10i2.116","journal-title":"J. Rekayasa Elektr."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01749-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01749-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01749-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T11:48:36Z","timestamp":1672228116000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01749-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":22,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["1749"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01749-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,24]]},"assertion":[{"value":"25 January 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 May 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 May 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"This article does not contain any studies with human participants or animals performed by any of the authors.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}