{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:54:27Z","timestamp":1757314467739,"version":"3.37.3"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s00034-021-01765-y","type":"journal-article","created":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T14:03:42Z","timestamp":1625493822000},"page":"6224-6241","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Area\u2013Energy\u2013Error Optimized Faithful Multiplier for Digital Signal Processing"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0483-1376","authenticated-orcid":false,"given":"Kalaiselvi","family":"Sundaram","sequence":"first","affiliation":[]},{"given":"Vijeyakumar Krishnasamy","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"Nagarajan","family":"Shanmugam","sequence":"additional","affiliation":[]},{"given":"Kousalya","family":"Manoharan","sequence":"additional","affiliation":[]},{"given":"Ramya","family":"Ramasamy","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,7,5]]},"reference":[{"issue":"4","key":"1765_CR2","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TVLSI.2016.2643003","volume":"25","author":"A Afzali-Kusha","year":"2017","unstructured":"A. Afzali-Kusha, O. Akbari, M. Kamal, M. Pedram, Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. Syst. 25(4), 1352\u20131361 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"1765_CR3","doi-asserted-by":"crossref","unstructured":"A. Al-Haj, A hybrid digital image watermarking algorithm, IEEE Inn. Info.Tech, pp.690\u2013694 (2008)","DOI":"10.1109\/IIT.2007.4430488"},{"key":"1765_CR4","unstructured":"S. Amra, A. Kaur, A secure and robust image watermarking system using wavelet domain, IEEE Int. Con. Cloud. Comput. Data. sci. Eng (2017)"},{"key":"1765_CR5","doi-asserted-by":"crossref","unstructured":"NV Arora, Anew 16-bit high speed and variable stage carry skip adder. IEEE Int. Con. Comput. Intell. Com. tec (2017)","DOI":"10.1109\/CIACT.2017.7977359"},{"key":"1765_CR6","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1145\/357360.357366","volume":"1","author":"PR Cappello","year":"1983","unstructured":"P.R. Cappello, K. Steiglitz, A VLSI layout for a pipe-lined Dadda multiplier. ACM Trans. Comput. Syst. 1, 157\u2013174 (1983)","journal-title":"ACM Trans. Comput. Syst."},{"issue":"4","key":"1765_CR7","doi-asserted-by":"publisher","first-page":"1997","DOI":"10.1109\/TCSI.2004.823660","volume":"51","author":"CH Chang","year":"2004","unstructured":"C.H. Chang, J. Gu, M. Zhang, Ultra low-voltage, low power CMOS 4\u20132 and 5\u20132 compressors for fast arithmetic circuits. IEEE Trans. Circuit Syst. 51(4), 1997\u20131985 (2004)","journal-title":"IEEE Trans. Circuit Syst."},{"issue":"5","key":"1765_CR8","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/TVLSI.2004.825853","volume":"12","author":"KJ Cho","year":"2004","unstructured":"K.J. Cho, K.C. Lee, J.G. Chung, K.K. Parhi, Design of low error fixed-width modified boot multiplier. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(5), 522\u2013531 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"1765_CR9","doi-asserted-by":"publisher","first-page":"1595","DOI":"10.1109\/TVLSI.2018.2822278","volume":"26","author":"A Dalloo","year":"2018","unstructured":"A. Dalloo, A. Najafi, A. Garcia-Ortiz, Systematic design of an approximate adder: the optimized lower part constant\u2014OR adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(8), 1595\u20131599 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1765_CR10","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/j.aeue.2019.05.021","volume":"107","author":"D Dwivedi","year":"2019","unstructured":"D. Dwivedi, K.M. Reddy, Y.B. Nithin Kumar, M.H. Vasantha, Design and analysis of multiplier using approximate 4\u20132 compressor. AEU- Int. J. Electron. Commun. 107, 89\u201397 (2019)","journal-title":"AEU- Int. J. Electron. Commun."},{"issue":"13","key":"1765_CR12","first-page":"2587","volume":"13","author":"P Gnanambikai","year":"2019","unstructured":"P. Gnanambikai, K.N. Vijeyakumar, S. Kalaiselvi, Area-efficient parallel adder with faithful approximation for image and signal processing applications. Inst. Eng. Technol. 13(13), 2587\u20132594 (2019)","journal-title":"Inst. Eng. Technol."},{"issue":"1","key":"1765_CR13","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/LES.2017.2746084","volume":"10","author":"M Ha","year":"2018","unstructured":"M. Ha, S. Lee, Multipliers with approximate 4\u20132 compressors and error recovery modules. IEEE Embedded Syst. Lett. 10(1), 6\u20139 (2018)","journal-title":"IEEE Embedded Syst. Lett."},{"issue":"4","key":"1765_CR14","doi-asserted-by":"publisher","first-page":"984","DOI":"10.1109\/TC.2014.2308214","volume":"64","author":"J Han","year":"2015","unstructured":"J. Han, F. Lombardi, A. Momeni, P. Montuschi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984\u2013994 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"1765_CR1","doi-asserted-by":"crossref","unstructured":"https:\/\/physionet.org\/content\/ecgiddb\/1.0.0\/, 2014.","DOI":"10.1007\/978-1-4614-7320-6_496-1"},{"issue":"3","key":"1765_CR15","doi-asserted-by":"publisher","first-page":"3707","DOI":"10.1007\/s10836-016-5587-z","volume":"32","author":"R Jothin","year":"2016","unstructured":"R. Jothin, C. Vasanthanayaki, High performance significance approximation error tolerance adder for image processing applications. J. Electron. Test. 32(3), 3707\u20134383 (2016)","journal-title":"J. Electron. Test."},{"issue":"1","key":"1765_CR16","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/s10836-016-5634-9","volume":"33","author":"R Jothin","year":"2017","unstructured":"R. Jothin, C. Vasanthanayaki, High speed energy efficient static segment adder for approximate computing applications. J. Electron. Test. 33(1), 125\u2013132 (2017)","journal-title":"J. Electron. Test."},{"issue":"3","key":"1765_CR17","first-page":"377","volume":"32","author":"R Jothin","year":"2018","unstructured":"R. Jothin, C. Vasanthanayaki, High performance error tolerance adders for image processing applications. IETE J. Res. 32(3), 377\u2013383 (2018)","journal-title":"IETE J. Res."},{"key":"1765_CR18","doi-asserted-by":"crossref","unstructured":"D. Karthik, S. Jayamani, High Speed energy efficient carry skip adder operating at different voltage supply. IEEE WiSPNET conference (2016).","DOI":"10.1109\/WiSPNET.2016.7566118"},{"issue":"16","key":"1765_CR19","doi-asserted-by":"publisher","first-page":"904","DOI":"10.1049\/el:20061812","volume":"42","author":"S Kuang","year":"2006","unstructured":"S. Kuang, J. Wang, Low-error configurable truncated multiplier for multiply-accumulate applications. Electron. Lett. 42(16), 904\u2013905 (2006)","journal-title":"Electron. Lett."},{"key":"1765_CR20","doi-asserted-by":"crossref","unstructured":"Mahalakshmi R, Sasilatha T, A Power efficient carry save adder and modified carry save adder using CMOS technology. IEEE Int. Conf. Comput. Intell. Comput. Res. (2013)","DOI":"10.1109\/ICCIC.2013.6724189"},{"key":"1765_CR21","doi-asserted-by":"crossref","unstructured":"K. Manikanta, Manjunath, S. Sivanantham, K. Sivasankaran, V. Harikiran, Design and implementation of 16 x 16 modified booth multiplier. In International Conference on Green Engineering and Technologies. (2015).","DOI":"10.1109\/GET.2015.7453817"},{"key":"1765_CR22","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1016\/j.aeue.2018.08.015","volume":"95","author":"AG Naik","year":"2018","unstructured":"A.G. Naik, D. Pal, R. Pal, A. Saha, Novel CMOS multi- bit counter for speed-power optimization in multiplier design. AEU- Int. J. Electron. Commun. 95, 189\u2013198 (2018)","journal-title":"AEU- Int. J. Electron. Commun."},{"key":"1765_CR23","unstructured":"K. Pekmestzi, D. Soudris, K. Tsoumanis, S. Xydis, G. Zervakis, Hybrid approximate multiplier architectures for improved power-accuracy trade-offs. in IEEE\/ACM International Symposium on Low Power Electronics and Design (2015)."},{"key":"1765_CR24","first-page":"947","volume":"58","author":"N Petra","year":"2011","unstructured":"N. Petra, D. De. Caro, V. Garofalo, E. Napoli, A.G.M. Strollo, Design of fixed-width linear multipliers with linear compensation function. IEEE Trans. Circ. Syst. 58, 947\u2013960 (2011)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"1765_CR25","first-page":"18","volume":"2","author":"M Pourormazd","year":"2011","unstructured":"M. Pourormazd, R. Bahram, R. Bahman, Design and implementation of low power digital FIR filter based on low power multipliers and adders on xilinx FPGA. IEEE Int. Conf. Electron. Comput. Technol. 2, 18\u201322 (2011)","journal-title":"IEEE Int. Conf. Electron. Comput. Technol."},{"issue":"6","key":"1765_CR26","first-page":"133","volume":"3","author":"KM Priyadarshini","year":"2014","unstructured":"K.M. Priyadarshini, N.R. Kiran, N. Tejasri, T.C. Venkat Anish, Design of area and speed efficient square root carry select adder using fast adders. Int. J. Sci. Technol. Res. 3(6), 133\u2013138 (2014)","journal-title":"Int. J. Sci. Technol. Res."},{"issue":"2","key":"1765_CR27","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","volume":"2","author":"B Ram Kumar","year":"2012","unstructured":"B. Ram Kumar, M.K. Harish, Low-power and area\u2013efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2(2), 371\u2013375 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1765_CR28","first-page":"126","volume":"58","author":"D Shi","year":"2011","unstructured":"D. Shi, Y.J. Yu, Design of linear phase fir filters with high probability of achieving minimum number of adders. IEEE Trans. Circ. Syst 58(1), 126\u2013136 (2011)","journal-title":"IEEE Trans. Circ. Syst"},{"key":"1765_CR11","unstructured":"Silviu-Ioan Filip. \u201cA robust and scalable implementation of the Parks-McClellan algorithm for designing FIR filters.\u201d 2015. ffhal-01136005v1f."},{"issue":"8","key":"1765_CR29","doi-asserted-by":"publisher","first-page":"1608","DOI":"10.1109\/TCSI.2005.851675","volume":"52","author":"L Van","year":"2005","unstructured":"L. Van, C. Yang, Generalized low-error area-efficient fixed-width multipliers. IEEE Trans. Circ. Syst. 52(8), 1608\u20131619 (2005)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"1765_CR30","doi-asserted-by":"crossref","unstructured":"S. Venkatachalam, H.J. Lee, S.-B. Ko, Power efficient approximate booth multiplier. IEEE Int. Sympos. Circuits Syst. (2018)","DOI":"10.1109\/ISCAS.2018.8351708"},{"issue":"5","key":"1765_CR31","doi-asserted-by":"publisher","first-page":"1850077","DOI":"10.1142\/S0218126618500779","volume":"27","author":"KN VijeyaKumar","year":"2018","unstructured":"K.N. VijeyaKumar, S. Elango, S. Kalaiselvi, VLSI implementation of high speed energy-efficient truncated multiplier. J. Circuits Syst. Comput. 27(5), 1850077 (2018)","journal-title":"J. Circuits Syst. Comput."},{"issue":"1","key":"1765_CR32","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/TVLSI.2009.2032289","volume":"19","author":"JP Wang","year":"2011","unstructured":"J.P. Wang, S.R. Kuang, S.C. Liang, High-accuracy fixed-width modified booth multipliers forlossy applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(1), 52\u201360 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"1765_CR33","doi-asserted-by":"publisher","first-page":"1112","DOI":"10.1109\/TVLSI.2018.2803081","volume":"26","author":"X Wenbin","year":"2018","unstructured":"X. Wenbin, S.S. Sachin, H. Jiang, A simple yet efficient accuracy-configurable adder design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(6), 1112\u20131125 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"1765_CR34","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"N. Zhu, W.L. Goh, W. Zhang, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(8), 1225\u20131229 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01765-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01765-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01765-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,16]],"date-time":"2021-10-16T20:42:38Z","timestamp":1634416958000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01765-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,5]]},"references-count":34,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["1765"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01765-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2021,7,5]]},"assertion":[{"value":"9 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 June 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 July 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}