{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:44:19Z","timestamp":1770918259134,"version":"3.50.1"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s00034-021-01832-4","type":"journal-article","created":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T20:02:51Z","timestamp":1631131371000},"page":"1131-1145","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Design and Implementation of Adaptive Binary Divider for Fixed-Point and Floating-Point Numbers"],"prefix":"10.1007","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-113X","authenticated-orcid":false,"given":"Satyajit","family":"Bora","sequence":"first","affiliation":[]},{"given":"Roy","family":"Paily","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,9,8]]},"reference":[{"issue":"7","key":"1832_CR1","doi-asserted-by":"publisher","first-page":"837","DOI":"10.1109\/TC.2005.115","volume":"54","author":"E Antelo","year":"2005","unstructured":"E. Antelo et al., Digit-recurrence dividers with reduced logical depth. IEEE Trans. Comput. 54(7), 837\u2013851 (2005). https:\/\/doi.org\/10.1109\/TC.2005.115 (ISSN: 2326-3814)","journal-title":"IEEE Trans. Comput."},{"key":"1832_CR2","doi-asserted-by":"publisher","unstructured":"E. Antelo et al., Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture, in 17th IEEE Symposium on Computer Arithmetic (ARITH\u201905) (2005), pp. 147\u2013154. https:\/\/doi.org\/10.1109\/ARITH.2005.29","DOI":"10.1109\/ARITH.2005.29"},{"key":"1832_CR3","doi-asserted-by":"publisher","unstructured":"J. Ebergen, I. Sutherland, A. Chakraborty, New division algorithms by digit recurrence, in Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, vol. 2 (2004), pp. 849\u20131855. https:\/\/doi.org\/10.1109\/ACSSC.2004.1399485","DOI":"10.1109\/ACSSC.2004.1399485"},{"key":"1832_CR4","doi-asserted-by":"publisher","unstructured":"M.D. Ercegovac, J. Muller, Variable radix real and complex digitrecurrence division, in 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP\u201905) (2005), pp. 316-321. https:\/\/doi.org\/10.1109\/ASAP.2005.66","DOI":"10.1109\/ASAP.2005.66"},{"key":"1832_CR5","doi-asserted-by":"publisher","unstructured":"Y. Fu et\u00a0al., Low latency divider using ensemble of moving average curves, in 2017 18th International Symposium on Quality Electronic Design (ISQED) (2017), pp. 397\u2013402. https:\/\/doi.org\/10.1109\/ISQED.2017.7918348","DOI":"10.1109\/ISQED.2017.7918348"},{"key":"1832_CR6","unstructured":"R. Goldschmidt, Applications of division by convergence. Master\u2019s thesis M.I.T. (1964)"},{"key":"1832_CR7","doi-asserted-by":"publisher","unstructured":"D.L. Harris, S.F. Oberman, M.A. Horowitz, SRT division architectures and implementations, in Proceedings 13th IEEE Sympsoium on Computer Arithmetic (1997), pp. 18\u201325. https:\/\/doi.org\/10.1109\/ARITH.1997.614875","DOI":"10.1109\/ARITH.1997.614875"},{"key":"1832_CR8","unstructured":"IEEE Standard for floating-point arithmetic, in IEEE Std 754-2008 (2008), pp. 1\u201370"},{"issue":"2","key":"1832_CR9","doi-asserted-by":"publisher","first-page":"386","DOI":"10.1109\/TCSI.2016.2607227","volume":"64","author":"MK Jaiswal","year":"2017","unstructured":"M.K. Jaiswal, H.K.H. So, Area-efficient architecture for dual-mode double precision floating point division. IEEE Trans. Circuits Syst. I Regu. Pap. 64(2), 386\u2013398 (2017). https:\/\/doi.org\/10.1109\/TCSI.2016.2607227","journal-title":"IEEE Trans. Circuits Syst. I Regu. Pap."},{"key":"1832_CR10","doi-asserted-by":"publisher","unstructured":"K. Jun, E.E. Swartzlander, Improved non-restoring division algorithm with dual path calculation, in 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS) (2013), pp. 1379\u20131382. https:\/\/doi.org\/10.1109\/MWSCAS.2013.6674913","DOI":"10.1109\/MWSCAS.2013.6674913"},{"key":"1832_CR11","doi-asserted-by":"publisher","unstructured":"K. Jun, E.E. Swartzlander, Modified non-restoring division algorithm with improved delay profile and error correction, in 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (2012), pp. 1460\u20131464. https:\/\/doi.org\/10.1109\/ACSSC.2012.6489269","DOI":"10.1109\/ACSSC.2012.6489269"},{"key":"1832_CR12","doi-asserted-by":"crossref","unstructured":"K. Kataria, S. Patel, Design of high performance digital divider, in 2020 IEEE VLSI Device Circuit and System (VLSI DCS) (2020), pp. 1\u20136","DOI":"10.1109\/VLSIDCS47293.2020.9179903"},{"issue":"7","key":"1832_CR13","doi-asserted-by":"publisher","first-page":"2012","DOI":"10.1109\/TC.2014.2346206","volume":"64","author":"DW Matula","year":"2015","unstructured":"D.W. Matula, M.T. Panu, J.Y. Zhang, Multiplicative division employing independent factors. IEEE Trans. Comput. 64(7), 2012\u20132019 (2015). https:\/\/doi.org\/10.1109\/TC.2014.2346206 (ISSN: 2326-3814)","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"1832_CR14","doi-asserted-by":"publisher","first-page":"2680","DOI":"10.1109\/TVLSI.2019.2926083","volume":"27","author":"J Melchert","year":"2019","unstructured":"J. Melchert et al., SAADI-EC: a quality-configurable approximate divider for energy efficiency. IEEE Trans. Very Large Scale Integr. VLSI Syst. 27(11), 2680\u20132692 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2926083","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"1","key":"1832_CR15","doi-asserted-by":"publisher","first-page":"42","DOI":"10.29292\/jics.v5i1.309","volume":"5","author":"DM Mu\u00f1oz","year":"2010","unstructured":"D.M. Mu\u00f1oz et al., Tradeoff of FPGA design of a floating-point library for arithmetic operators. J. Integr. Circuits Syst. 5(1), 42\u201352 (2010)","journal-title":"J. Integr. Circuits Syst."},{"issue":"8","key":"1832_CR16","doi-asserted-by":"publisher","first-page":"833","DOI":"10.1109\/12.609274","volume":"46","author":"SF Obermann","year":"1997","unstructured":"S.F. Obermann, M.J. Flynn, Division algorithms and implementations. IEEE Trans. Comput. 46(8), 833\u2013854 (1997). https:\/\/doi.org\/10.1109\/12.609274","journal-title":"IEEE Trans. Comput."},{"key":"1832_CR17","doi-asserted-by":"publisher","unstructured":"A. Parashar, et\u00a0al., Fast combinational architecture for a vedic divider, in 2017 14th IEEE India Council International Conference (INDICON) (2017), pp. 1\u20135. https:\/\/doi.org\/10.1109\/INDICON.2017.8487598","DOI":"10.1109\/INDICON.2017.8487598"},{"key":"1832_CR18","doi-asserted-by":"publisher","unstructured":"Y. Park, J. Kwon, Y. Lee, Area-efficient and high-speed binary divider architecture for bit-serial interfaces, in 2016 International SoC Design Conference (ISOCC) (2016), pp. 303\u2013304. https:\/\/doi.org\/10.1109\/ISOCC.2016.7799798","DOI":"10.1109\/ISOCC.2016.7799798"},{"key":"1832_CR19","doi-asserted-by":"publisher","first-page":"23035","DOI":"10.1109\/ACCESS.2021.3055735","volume":"9","author":"US Patankar","year":"2021","unstructured":"U.S. Patankar, A. Koel, Review of basic classes of dividers based on division algorithm. IEEE Access 9, 23035\u201323069 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3055735","journal-title":"IEEE Access"},{"issue":"3","key":"1832_CR20","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1080\/00207217.2013.780298","volume":"101","author":"M Pradhan","year":"2014","unstructured":"M. Pradhan, R. Panda, High speed multiplier using Nikhilam Sutra algorithm of Vedic mathematics. Int. J. Electron. 101(3), 300\u2013307 (2014). https:\/\/doi.org\/10.1080\/00207217.2013.780298","journal-title":"Int. J. Electron."},{"key":"1832_CR21","doi-asserted-by":"publisher","unstructured":"N. Singh, T.N. Sasamal, Design and synthesis of Goldschmidt algorithm based floating point divider on FPGA, in 2016 International Conference on Communication and Signal Processing (ICCSP) (2016), pp. 1286\u20131289. https:\/\/doi.org\/10.1109\/ICCSP.2016.7754360","DOI":"10.1109\/ICCSP.2016.7754360"},{"issue":"1","key":"1832_CR22","first-page":"8","volume":"6","author":"Sorokin and Nikolai","year":"2006","unstructured":"Sorokin and Nikolai, Implementation of high-speed fixed-point dividers on FPGA. J. Comput. Sci. Technol. 6(1), 8\u201311 (2006)","journal-title":"J. Comput. Sci. Technol."},{"key":"1832_CR23","doi-asserted-by":"publisher","unstructured":"G. Sutter, J. Deschamps, High speed fixed point dividers for FPGAs, in 2009 International Conference on Field Programmable Logic and Applications (2009), pp. 448\u2013452. https:\/\/doi.org\/10.1109\/FPL.2009.5272492","DOI":"10.1109\/FPL.2009.5272492"},{"key":"1832_CR24","doi-asserted-by":"publisher","unstructured":"Z.T. Sworna, M.U. Haque, S. Rahman, An FPGA-based divider circuit using simulated annealing algorithm, in 2018 18th International Symposium on Communications and Information Technologies (ISCIT) (2018), pp. 1\u20136. https:\/\/doi.org\/10.1109\/ISCIT.2018.8588004","DOI":"10.1109\/ISCIT.2018.8588004"},{"key":"1832_CR25","doi-asserted-by":"publisher","unstructured":"N. Takagi, S. Kadowaki, K. Takagi, A hardware algorithm for integer division. In: 17th IEEE Symposium on Computer Arithmetic (ARITH\u201905). (2005), pp. 140\u2013146. https:\/\/doi.org\/10.1109\/ARITH.2005.6","DOI":"10.1109\/ARITH.2005.6"},{"issue":"2","key":"1832_CR26","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1080\/0020739950260202","volume":"26","author":"J Verbeke","year":"1995","unstructured":"J. Verbeke, R. Cools, The Newton\u2013Raphson method. Int. J. Math. Educ. Sci. Technol. 26(2), 177\u2013193 (1995). https:\/\/doi.org\/10.1080\/0020739950260202","journal-title":"Int. J. Math. Educ. Sci. Technol."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01832-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01832-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01832-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T17:28:38Z","timestamp":1643650118000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01832-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,8]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["1832"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01832-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,8]]},"assertion":[{"value":"25 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 August 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 August 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 September 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}