{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:15Z","timestamp":1740135735365,"version":"3.37.3"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:00Z","timestamp":1633910400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:00Z","timestamp":1633910400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100020322","name":"instituto tecnol\u00f3gico de sonora","doi-asserted-by":"crossref","award":["PROFAPI 2021.0092"],"award-info":[{"award-number":["PROFAPI 2021.0092"]}],"id":[{"id":"10.13039\/501100020322","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1007\/s00034-021-01835-1","type":"journal-article","created":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T18:24:35Z","timestamp":1633976675000},"page":"1530-1549","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Optimization Methodology for Designing Hardware-Based Function Evaluation Modules with Reduced Complexity"],"prefix":"10.1007","volume":"41","author":[{"given":"G.","family":"Gonz\u00e1lez-D\u00edaz-Conti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Longoria-Gandara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Carrasco-Alvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7020-4960","authenticated-orcid":false,"given":"E.","family":"Ruiz-Ibarra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0956-5994","authenticated-orcid":false,"given":"A.","family":"Castillo-Atoche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0465-8948","authenticated-orcid":false,"given":"Javier","family":"V\u00e1zquez-Castillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,10,11]]},"reference":[{"issue":"4","key":"1835_CR1","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/TVLSI.2015.2445855","volume":"24","author":"S Aggarwal","year":"2016","unstructured":"S. Aggarwal, P.K. Meher, K. Khare, Concept, design, and implementation of reconfigurable CORDIC. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(4), 1588\u20131592 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2445855","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"1835_CR2","doi-asserted-by":"publisher","unstructured":"C.R. Aguilera, O. Longoria, O.A. Guzman, L.c Pizano, J. V\u00e1zquez, IEEE-754 half-precision floating-point low-latency reciprocal square root IP-core, in 2018 IEEE 10th Latin-American Conference on Communications (2018), pp. 1\u20136. https:\/\/doi.org\/10.1109\/LATINCOM.2018.8613254","DOI":"10.1109\/LATINCOM.2018.8613254"},{"key":"1835_CR3","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1016\/j.vlsi.2018.04.016","volume":"63","author":"CR Aguilera-Galicia","year":"2018","unstructured":"C.R. Aguilera-Galicia, O. Longoria-Gandara, L. Pizano-Escalante, J. V\u00e1zquez-Castillo, M. Salim-Maza, On-chip implementation of a low-latency bit-accurate reciprocal square root unit. Integration 63, 9\u201317 (2018). https:\/\/doi.org\/10.1016\/j.vlsi.2018.04.016","journal-title":"Integration"},{"key":"1835_CR4","doi-asserted-by":"publisher","unstructured":"F. Albu, J. Kadlec, N. Coleman, A. Fagan, Pipelined implementations of the a Priori Error-Feedback LSL algorithm using logarithmic arithmetic, in 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing (2002), pp. III-2681-III-2684. https:\/\/doi.org\/10.1109\/ICASSP.2002.5745200","DOI":"10.1109\/ICASSP.2002.5745200"},{"key":"1835_CR5","doi-asserted-by":"publisher","unstructured":"F. Albu et al., Implementation of (Normalised) RLS Lattice on Virtex, in Field-Programmable Logic and Applications: FPL 2001: Lecture Notes in Computer Science, vol. 2147, ed. by G. Brebner, R. Woods (Springer, 2001). https:\/\/doi.org\/10.1007\/3-540-44687-7-10","DOI":"10.1007\/3-540-44687-7-10"},{"issue":"4","key":"1835_CR6","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1109\/TC.2009.169","volume":"59","author":"A Alimohammad","year":"2010","unstructured":"A. Alimohammad, S.F. Fard, B.F. Cockburn, A unified architecture for the accurate and high-throughput implementation of six key elementary functions. IEEE Trans. Comput. 59(4), 449\u2013456 (2010). https:\/\/doi.org\/10.1109\/TC.2009.169","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR7","volume-title":"Elementary Linear Algebra","author":"H Anton","year":"2005","unstructured":"H. Anton, Elementary Linear Algebra, 9th edn. (Wiley, Hoboken, 2005)","edition":"9"},{"issue":"5","key":"1835_CR8","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/TC.2018.2882537","volume":"68","author":"R Bellal","year":"2019","unstructured":"R. Bellal, E. Lamini, H. Belbachir, S. Tagzout, A. Belouchrani, Improved affine arithmetic-based precision analysis for polynomial function evaluation. IEEE Trans. Comput. 68(5), 702\u2013712 (2019). https:\/\/doi.org\/10.1109\/TC.2018.2882537","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR9","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1016\/j.phycom.2018.11.006","volume":"32","author":"FR Castillo","year":"2019","unstructured":"F.R. Castillo, J. Cortez, C.A. Guti\u00e9rrez, M. Luna, A. Garcia, Extended quadrature spatial modulation for MIMO wireless communications. Phys. Commun. 32, 88\u201395 (2019). https:\/\/doi.org\/10.1016\/j.phycom.2018.11.006","journal-title":"Phys. Commun."},{"key":"1835_CR10","doi-asserted-by":"publisher","first-page":"6231","DOI":"10.1007\/s00034-020-01458-y","volume":"39","author":"WJ Chen","year":"2020","unstructured":"W.J. Chen, Y.A. Lai, C.A. Shen, The VLSI architecture and implementation of a low complexity and highly efficient configurable SVD processor for MIMO communication systems. Circuits Syst. Signal Process. 39, 6231\u20136246 (2020). https:\/\/doi.org\/10.1007\/s00034-020-01458-y","journal-title":"Circuits Syst. Signal Process."},{"key":"1835_CR11","doi-asserted-by":"publisher","unstructured":"P. Chou, Y. Fang, B. Chen ,C. Liu, T. Lin, J. Wang, Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications, in 2018 31st IEEE International System-on-Chip Conference (2018), pp. 250\u2013253. https:\/\/doi.org\/10.1109\/SOCC.2018.8618488","DOI":"10.1109\/SOCC.2018.8618488"},{"issue":"7","key":"1835_CR12","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/12.863040","volume":"49","author":"JN Coleman","year":"2000","unstructured":"J.N. Coleman, E.I. Chester, C.I. Softley, J. Kadlec, Arithmetic on the European logarithmic microprocessor. IEEE Trans. Comput. 49(7), 702\u2013715 (2000). https:\/\/doi.org\/10.1109\/12.863040","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR13","doi-asserted-by":"publisher","unstructured":"T. Deepa, R. Kumar, Performance analysis of$$\\mu $$-law companding & SQRT techniques for M-QAM OFDM systems, in 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN) (2013), pp. 303\u2013307. https:\/\/doi.org\/10.1109\/ICE-CCN.2013.6528513","DOI":"10.1109\/ICE-CCN.2013.6528513"},{"issue":"11","key":"1835_CR14","doi-asserted-by":"publisher","first-page":"971","DOI":"10.1587\/elex.9.971","volume":"9","author":"FM Del Campo","year":"2012","unstructured":"F.M. Del Campo, A. Morales-Reyes, R. Perez-Andrade, R. Cumplido, A.G. Orozco-Lugo, C. Feregrino, A multi-cycle fixed point square root module for FPGAs. IEICE Electron. Express 9(11), 971\u2013977 (2012). https:\/\/doi.org\/10.1587\/elex.9.971","journal-title":"IEICE Electron. Express"},{"issue":"2","key":"1835_CR15","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1109\/TCSII.2015.2483422","volume":"63","author":"M Garrido","year":"2016","unstructured":"M. Garrido, P. K\u00e4llstr\u00f6m, M. Kumm, O. Gustafsson, CORDIC II: a new improved CORDIC algorithm. IEEE Trans. Circuits Syst. II Express Briefs 63(2), 186\u2013190 (2016). https:\/\/doi.org\/10.1109\/TCSII.2015.2483422","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1835_CR16","doi-asserted-by":"publisher","unstructured":"M. Gopi, G.B.S.R. Naidu, 128 Bit unsigned multiplier design and implementation using an efficient SQRT-CSLA, in 2015 13th International Conference on Electromagnetic Interference and Compatibility (2015), pp. 251\u2013254. https:\/\/doi.org\/10.1109\/INCEMIC.2015.8055889","DOI":"10.1109\/INCEMIC.2015.8055889"},{"key":"1835_CR17","doi-asserted-by":"publisher","first-page":"2419","DOI":"10.1007\/s00034-020-01580-x","volume":"40","author":"J Hormigo","year":"2021","unstructured":"J. Hormigo, S.D. Mu\u00f1oz, Efficient floating-point givens rotation unit. Circuits Syst. Signal Process. 40, 2419\u20132442 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01580-x","journal-title":"Circuits Syst. Signal Process."},{"key":"1835_CR18","doi-asserted-by":"publisher","unstructured":"S.-F. Hsiao, K.-C. Chen, Y.-H. Chen, Optimization of Lookup Table Size in Table-Bound Design of Function Computation, in 2018 IEEE International Symposium on Circuits and Systems (2018), pp. 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2018.8350933","DOI":"10.1109\/ISCAS.2018.8350933"},{"issue":"1","key":"1835_CR19","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/TC.2016.2574314","volume":"66","author":"S-F Hsiao","year":"2017","unstructured":"S.-F. Hsiao, C.-S. Wen, Y.-H. Chen, K.-C. Huang, Hierarchical multipartite function evaluation. IEEE Trans. Comput. 66(1), 89\u201399 (2017). https:\/\/doi.org\/10.1109\/TC.2016.2574314","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR20","doi-asserted-by":"publisher","unstructured":"H.-J. Ko, S.-F. Hsiao, W.-L. Huang, A new non-uniform segmentation and addressing remapping strategy for hardware-oriented function evaluators based on polynomial approximation, in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (2010), pp. 4153\u20134156. https:\/\/doi.org\/10.1109\/ISCAS.2010.5537607","DOI":"10.1109\/ISCAS.2010.5537607"},{"key":"1835_CR21","doi-asserted-by":"publisher","first-page":"2097","DOI":"10.1007\/s00034-018-0953-y","volume":"38","author":"UA Korat","year":"2019","unstructured":"U.A. Korat, A.A. Alimohammad, Reconfigurable hardware architecture for principal component analysis. Circuits Syst. Signal Process. 38, 2097\u20132113 (2019). https:\/\/doi.org\/10.1007\/s00034-018-0953-y","journal-title":"Circuits Syst. Signal Process."},{"key":"1835_CR22","unstructured":"P. Lancaster, M. Tismenetsky, The theory of matrices: with applications. 2. ed., repr. San Diego, Calif.: Acad. Press (2007)"},{"issue":"1","key":"1835_CR23","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1109\/TVLSI.2008.2003165","volume":"17","author":"D-U Lee","year":"2009","unstructured":"D.-U. Lee, R.C.C. Cheung, W. Luk, J.D. Villasenor, Hierarchical segmentation for hardware function evaluation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(1), 103\u2013116 (2009). https:\/\/doi.org\/10.1109\/TVLSI.2008.2003165","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1835_CR24","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/TC.2008.124","volume":"58","author":"D-U Lee","year":"2009","unstructured":"D.-U. Lee, J.D. Villasenor, Optimized custom precision function evaluation for embedded processors. IEEE Trans. Comput. 58, 46\u201359 (2009). https:\/\/doi.org\/10.1109\/TC.2008.124","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR25","doi-asserted-by":"publisher","first-page":"1611","DOI":"10.1007\/s00542-019-04456-6","volume":"27","author":"SA Li","year":"2021","unstructured":"S.A. Li, C. Li, FPGA implementation of adaptive Kalman filter for industrial ultrasonic applications. Microsyst. Technol. 27, 1611\u20131618 (2021). https:\/\/doi.org\/10.1007\/s00542-019-04456-6","journal-title":"Microsyst. Technol."},{"issue":"5","key":"1835_CR26","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1109\/TC.2012.43","volume":"62","author":"JYL Low","year":"2013","unstructured":"J.Y.L. Low, C.C. Jong, A memory-efficient tables-and-additions method for accurate computation of elementary functions. IEEE Trans. Comput. 62(5), 858\u2013872 (2013). https:\/\/doi.org\/10.1109\/TC.2012.43","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-7983-4","volume-title":"Elementary Functions: Algorithms and Implementation","author":"JM Muller","year":"2016","unstructured":"J.M. Muller, Elementary Functions: Algorithms and Implementation, 3rd edn. (Birkh\u00e4user, Boston, 2016)","edition":"3"},{"issue":"9","key":"1835_CR28","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1109\/TCSII.2015.2435753","volume":"62","author":"SD Mu\u00f1oz","year":"2015","unstructured":"S.D. Mu\u00f1oz, J. Hormigo, High-throughput FPGA implementation of QR decomposition. IEEE Trans. Circuits Syst. II Express Briefs 62(9), 861\u2013865 (2015). https:\/\/doi.org\/10.1109\/TCSII.2015.2435753","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"2","key":"1835_CR29","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1016\/j.micpro.2015.01.008","volume":"39","author":"L Pizano-Escalante","year":"2015","unstructured":"L. Pizano-Escalante, R. Parra-Michel, J. V\u00e1zquez-Castillo, O. Longoria-Gandara, Fast bit-accurate reciprocal square root. Microprocess. Microsyst. 39(2), 74\u201382 (2015). https:\/\/doi.org\/10.1016\/j.micpro.2015.01.008","journal-title":"Microprocess. Microsyst."},{"key":"1835_CR30","doi-asserted-by":"publisher","unstructured":"R.V.W. Putra, A novel FxP square root algorithm and its digital hardware design. in International Conference on ICT for Smart Society (2013), pp. 1\u20134. https:\/\/doi.org\/10.1109\/ICTSS.2013.6588110","DOI":"10.1109\/ICTSS.2013.6588110"},{"issue":"7","key":"1835_CR31","doi-asserted-by":"publisher","first-page":"1623","DOI":"10.1109\/TVLSI.2019.2909754","volume":"27","author":"S Roy","year":"2019","unstructured":"S. Roy, D.P. Acharya, A.K. Sahoo, Low-complexity architecture of orthogonal matching pursuit based on QR decomposition. IEEE Trans. Very Large Scale Integr. VLSI Syst. 27(7), 1623\u20131632 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2909754","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"1835_CR32","doi-asserted-by":"publisher","unstructured":"A.E. Ruiz-Garcia, C.A. Gutierrez, J. V\u00e1zquez-Castillo, J. Cortez, SDR-Based Channel Emulator for Vehicular Communications, in 2019 IEEE Colombian Conference on Communications and Computing (COLCOM), Barranquilla, Colombia (2019), pp. 1\u20136. https:\/\/doi.org\/10.1109\/ColComCon.2019.8809164","DOI":"10.1109\/ColComCon.2019.8809164"},{"issue":"6","key":"1835_CR33","doi-asserted-by":"publisher","first-page":"826","DOI":"10.1109\/TC.2007.1033","volume":"56","author":"T Sasao","year":"2007","unstructured":"T. Sasao, S. Nagayama, J.T. Butler, Numerical function generators using LUT cascades. IEEE Trans. Comput. 56(6), 826\u2013838 (2007). https:\/\/doi.org\/10.1109\/TC.2007.1033","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR34","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1007\/s00034-020-01478-8","volume":"40","author":"AH Shaikh","year":"2021","unstructured":"A.H. Shaikh, X. Dang, T. Ahmed et al., MIMO radar array configuration with enhanced degrees of freedom and increased array aperture. Circuits Syst. Signal Process. 40, 375\u2013400 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01478-8","journal-title":"Circuits Syst. Signal Process."},{"key":"1835_CR35","doi-asserted-by":"publisher","DOI":"10.12783\/dtcse\/iteee2019\/28781","author":"W Shen","year":"2019","unstructured":"W. Shen, L. Zheng, M. Liu, FPGA implementation of machine learning hardware accelerator for mobile applications of brain-computer interface. DEStech Trans. Comput. Sci. Eng. (2019). https:\/\/doi.org\/10.12783\/dtcse\/iteee2019\/28781","journal-title":"DEStech Trans. Comput. Sci. Eng."},{"key":"1835_CR36","doi-asserted-by":"publisher","unstructured":"A.V. Sokolovskiy, V.N. Tyapkin, E.A. Veisov, Y.L. Fateev, The Pipelined QR Decomposition Hardware Architecture Based On Givens Rotation CORDIC Algorithm, in International Siberian Conference on Control and Communications (2019), pp. 1\u20134. https:\/\/doi.org\/10.1109\/SIBCON.2019.8729615","DOI":"10.1109\/SIBCON.2019.8729615"},{"issue":"3","key":"1835_CR37","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/TC.2010.127","volume":"60","author":"AGM Strollo","year":"2011","unstructured":"A.G.M. Strollo, D. De Caro, N. Petra, Elementary functions hardware implementation using constrained piecewise-polynomial approximations. IEEE Trans. Comput. 60(3), 418\u2013432 (2011). https:\/\/doi.org\/10.1109\/TC.2010.127","journal-title":"IEEE Trans. Comput."},{"key":"1835_CR38","doi-asserted-by":"publisher","unstructured":"A.G.M. Strollo, D. De Caro, N. Petra, E. Napoli, V. Garofalo, Constrained piecewise polinomial approximation for hardware implementation of elementary functions, in 2008 15th IEEE International Conference on Electronics, Circuits and Systems (2008), pp. 698\u2013701. https:\/\/doi.org\/10.1109\/ICECS.2008.4674949","DOI":"10.1109\/ICECS.2008.4674949"},{"key":"1835_CR39","doi-asserted-by":"publisher","unstructured":"A. Tapadar, S. Sarkari, A. Dutta, J. Mehedi, Power and Area Aware Improved SQRT Carry Select Adder (CSIA), in 2018 2nd International Conference on Trends in Electronics and Informatics (2018), pp. 1064\u20131070. https:\/\/doi.org\/10.1109\/ICOEI.2018.8553702","DOI":"10.1109\/ICOEI.2018.8553702"},{"key":"1835_CR40","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1016\/j.compeleceng.2018.04.024","volume":"69","author":"JM Trejo-Arellano","year":"2018","unstructured":"J.M. Trejo-Arellano, J. V\u00e1zquez-Castillo, O. Longoria-Gandara, R. Carrasco-Alvarez, C.A. Guti\u00e9rrez, A. Castillo-Atoche, Adaptive segmentation methodology for hardware function evaluators. Comput. Electr. Eng. 69, 194\u2013211 (2018). https:\/\/doi.org\/10.1016\/j.compeleceng.2018.04.024","journal-title":"Comput. Electr. Eng."},{"key":"1835_CR41","doi-asserted-by":"publisher","first-page":"2335","DOI":"10.1007\/s00034-020-01571-y","volume":"40","author":"M V\u00e1zquez","year":"2021","unstructured":"M. V\u00e1zquez, M. Tosini, L. Leiva, Radix-10 restoring square root for 6-input LUTs programmable devices. Circuits Syst. Signal Process. 40, 2335\u20132360 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01571-y","journal-title":"Circuits Syst. Signal Process."},{"key":"1835_CR42","doi-asserted-by":"publisher","unstructured":"J. Wu, D. He, Finger Vein Recognition Based on Feature Point Distance, in 2018 IEEE 3rd International Conference on Image, Vision and Computing (2018), pp. 163\u2013167. https:\/\/doi.org\/10.1109\/ICIVC.2018.8492806","DOI":"10.1109\/ICIVC.2018.8492806"},{"issue":"7","key":"1835_CR43","doi-asserted-by":"publisher","first-page":"2805","DOI":"10.1109\/TCOMM.2013.061013.120547","volume":"61","author":"A Younis","year":"2013","unstructured":"A. Younis, S. Sinanovic, M. Di Renzo, R. Mesleh, H. Haas, Generalised sphere decoding for spatial modulation. IEEE Trans. Commun. 61(7), 2805\u20132815 (2013). https:\/\/doi.org\/10.1109\/TCOMM.2013.061013.120547","journal-title":"IEEE Trans. Commun."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01835-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01835-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01835-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T13:19:34Z","timestamp":1644931174000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01835-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,11]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,3]]}},"alternative-id":["1835"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01835-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2021,10,11]]},"assertion":[{"value":"12 March 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 August 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 August 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 October 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}