{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:57:12Z","timestamp":1775667432535,"version":"3.50.1"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2022,1,13]],"date-time":"2022-01-13T00:00:00Z","timestamp":1642032000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,13]],"date-time":"2022-01-13T00:00:00Z","timestamp":1642032000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1007\/s00034-021-01912-5","type":"journal-article","created":{"date-parts":[[2022,1,13]],"date-time":"2022-01-13T00:03:47Z","timestamp":1642032227000},"page":"2779-2801","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["A Reliable and Temperature Variation Tolerant 7T SRAM Cell with Single Bitline Configuration for Low Voltage Application"],"prefix":"10.1007","volume":"41","author":[{"given":"Bhawna","family":"Rawat","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6815-8627","authenticated-orcid":false,"given":"Poornima","family":"Mittal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,1,13]]},"reference":[{"issue":"3","key":"1912_CR1","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TDMR.2018.2839612","volume":"18","author":"S Ahmad","year":"2018","unstructured":"S. Ahmad, B. Iqbal, N. Alam, M. Hasan, Low leakage fully half-select-free robust SRAM cells with BTI reliability analysis. IEEE Trans. Dev. Mater. Reliab. 18(3), 337\u2013349 (2018)","journal-title":"IEEE Trans. Dev. Mater. Reliab."},{"key":"1912_CR2","doi-asserted-by":"crossref","unstructured":"S. Ahmad, M.K. Gupta, N. Alam, M. Hasan Single-ended Schmitt Trigger based robust low power SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(8), 2634\u20132642 (2016)","DOI":"10.1109\/TVLSI.2016.2520490"},{"key":"1912_CR3","doi-asserted-by":"publisher","first-page":"113545","DOI":"10.1016\/j.microrel.2019.113545","volume":"104","author":"RN Asli","year":"2020","unstructured":"R.N. Asli, S. Taghipour, Reliable and high performance asymmetric FinFET SRAM cell using back-gate control. Microelectron Reliab 104, 113545 (2020)","journal-title":"Microelectron Reliab"},{"key":"1912_CR4","unstructured":"P.F. Butzen, R.P. Ribas, Leakage current in sub-micrometer CMOS gates. Universidade Federal do Rio Grande do Sul (2017) [online]. http:\/\/inf.ufrgs.br\/logics\/docman\/book_emicro_butzen.pdf"},{"issue":"7","key":"1912_CR5","doi-asserted-by":"publisher","first-page":"1673","DOI":"10.1109\/JSSC.2006.873215","volume":"41","author":"BH Calhoun","year":"2006","unstructured":"B.H. Calhoun, A.P. Chandrakasan, Static noise margin variation for subthreshold SRAM in 65-nm CMOS. IEEE J. Solid-State Circuits 41(7), 1673\u20131679 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1912_CR6","unstructured":"I. Carlson, S. Andersson, S. Natarajan, A. Alvandpour, A high density, low leakage, 5T SRAM for embedded caches, in Proceedings 30th European Solid State Circuits Conference (2004), pp. 215\u2013218"},{"issue":"2","key":"1912_CR7","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","volume":"44","author":"IJ Chang","year":"2009","unstructured":"I.J. Chang, J.J. Kim, S. Park, K. Roy, A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J. Solid State Circuits 44(2), 650 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"5","key":"1912_CR8","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/TCSI.2020.2964903","volume":"67","author":"K Cho","year":"2020","unstructured":"K. Cho, J. Park, T.W. Oh, O.K. Jung, One sided Schmitt\u2013Trigger based 9T SRAM cell for near threshold operation. IEEE Trans. Circuits Syst. I Regul. Pap. 67(5), 1551\u20131561 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1912_CR9","doi-asserted-by":"crossref","unstructured":"T. Doorn, E.T. Maten, J. Croon, A.D. Bucchianico, O. Wittich, Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield, in ESSCIRC 2008\u201434th European solid-state circuits conference (2008)","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"key":"1912_CR10","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1007\/s10825-019-01327-1","volume":"18","author":"SS Ensan","year":"2019","unstructured":"S.S. Ensan, M.H. Moaiyeri, M. Moghaddam, B. Ebrahimi, S. Hessabi, A.A. Kusha, A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology. J. Comput. Electron. 18, 519\u2013526 (2019)","journal-title":"J. Comput. Electron."},{"issue":"2","key":"1912_CR11","first-page":"361","volume":"99","author":"SS Ensan","year":"2019","unstructured":"S.S. Ensan, M.H. Moaiyeri, M. Moghaddam, S. Hessabi, A low-power single-ended SRAM in FinFET technology. AEU\u2014International Journal of Electronics and Communications. 99(2), 361\u2013368 (2019)","journal-title":"AEU\u2014International Journal of Electronics and Communications."},{"key":"1912_CR12","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1007\/s10470-018-1107-7","volume":"94","author":"SS Ensan","year":"2018","unstructured":"S.S. Ensan, M.H. Moaiyeri, S. Hessabi, A robust and low-power near-threshold SRAM in 10-nm FinFET technology. Analog Integr. Circ. Sig. Process 94, 497\u2013506 (2018)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"1912_CR13","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1007\/s10470-020-01669-y","volume":"105","author":"N Eslami","year":"2020","unstructured":"N. Eslami, B. Ebrahimi, E. Shakouri, D. Najafi, A single-ended low leakage and low voltage 10T SRAM cell with high yield. Analog Integr. Circ. Sig. Process 105, 263\u2013274 (2020)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"11","key":"1912_CR14","doi-asserted-by":"publisher","first-page":"1189","DOI":"10.1002\/cta.1914","volume":"42","author":"R Faraji","year":"2014","unstructured":"R. Faraji, H.R. Naji, M.R. Nezhad, M. Arabnejhad, A new SRAM design using body bias technique for low power and high speed application. Int. J. Circuit Theory Appl. 42(11), 1189\u20131202 (2014)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1912_CR15","doi-asserted-by":"crossref","unstructured":"Y. He, J. Zhang, X. Wu, S. Zhen, B. Zhang, A half-select disturb\u2014free 11T SRAM cell with built-in write\/read-assist scheme for ultralow-voltage operations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(10), 2344\u20132353 (2019)","DOI":"10.1109\/TVLSI.2019.2919104"},{"key":"1912_CR16","doi-asserted-by":"crossref","unstructured":"R.F. Hobson, A new single-ended SRAM cell with write-assist. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(2), 173\u2013181 (2007)","DOI":"10.1109\/TVLSI.2007.893580"},{"issue":"1","key":"1912_CR17","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/43.184843","volume":"12","author":"KO Jeppson","year":"1993","unstructured":"K.O. Jeppson, S. Christensson, N. Hedenstierna, Formal definitions of edge-based gemoetric design rules. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12(1), 59\u201369 (1993)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1912_CR18","doi-asserted-by":"crossref","unstructured":"J.P. Kulkarni, K. Roy, Ultralow-voltage process-variation-Tolerant Schmitt-Trigger-based SRAM design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 319\u2013332 (2012)","DOI":"10.1109\/TVLSI.2010.2100834"},{"issue":"11","key":"1912_CR19","doi-asserted-by":"publisher","first-page":"1775","DOI":"10.1002\/cta.2696","volume":"47","author":"M Kumar","year":"2019","unstructured":"M. Kumar, J.S. Ubhi, Design and analysis of CNTFET based 10T SRAM for high performance at nanoscale. Int. J. Circuit Theory Appl. 47(11), 1775\u20131785 (2019)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1912_CR20","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1007\/s00034-015-0086-5","volume":"35","author":"CB Kushwah","year":"2016","unstructured":"C.B. Kushwah, S.K. Vishvakarma, D. Dwivedi, Single-ended boost-less (SE-BL) 7T process tolerant SRAM design in sub-threshold regime for ultra-low-power applications. Circuits Syst. Signal Process. 35, 385\u2013407 (2016)","journal-title":"Circuits Syst. Signal Process."},{"key":"1912_CR21","doi-asserted-by":"crossref","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, A highly-stable nanometer memory for low power design, inProceedings IEEE international workshop design test of nano devices, circuits systems (2008), pp. 17\u201320","DOI":"10.1109\/NDCS.2008.10"},{"issue":"2","key":"1912_CR22","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1016\/j.vlsi.2010.01.003","volume":"43","author":"S Lin","year":"2010","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integration 43(2), 176\u2013187 (2010)","journal-title":"Integration"},{"issue":"5","key":"1912_CR23","doi-asserted-by":"publisher","first-page":"2193","DOI":"10.1109\/TED.2017.2675364","volume":"64","author":"JS Liu","year":"2017","unstructured":"J.S. Liu, M.B. Clavel, M.K. Hudait, An energy-efficient tensile strained Ge\/InGaAs FET 7T SRAM cell architecture for ultralow voltage applications. IEEE Trans. Electron Dev. 64(5), 2193\u20132200 (2017)","journal-title":"IEEE Trans. Electron Dev."},{"key":"1912_CR24","doi-asserted-by":"publisher","first-page":"1490","DOI":"10.1007\/s10825-019-01400-9","volume":"18","author":"N Mishra","year":"2019","unstructured":"N. Mishra, P. Mittal, B. Kumar, Analytical modeling for static and dynamic response of organic pseudo all-p inverter circuits. J. Comput. Electron. 18, 1490\u20131500 (2019)","journal-title":"J. Comput. Electron."},{"key":"1912_CR25","doi-asserted-by":"crossref","unstructured":"M. Moghaddam, M.H. Moaiyeri, M. Eshghi, Ultra low-power 7T SRAM cell design based on CMOS, in 2015 23rd Iranian Conference on Electrical Engineering (2015)","DOI":"10.1109\/IranianCEE.2015.7146428"},{"key":"1912_CR26","unstructured":"H. Noguchi, S. Okumura, Y. Iguchi, H. Fujiwara, Y. Morita, K. Nii, H. Kawaguchi, M. Yoshimoto, Which is the best dual-port SRAM in 45-nm process technology? 8T, 10T single end, and 10T differential, in Proceedings of ICICDT (2007), pp. 55\u201358"},{"key":"1912_CR27","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1049\/iet-cds.2017.0227","volume":"12","author":"G Pasandi","year":"2018","unstructured":"G. Pasandi, M. Pedram, Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs. IET Circuits Dev. Syst. 12, 460\u2013466 (2018)","journal-title":"IET Circuits Dev. Syst."},{"key":"1912_CR28","doi-asserted-by":"crossref","unstructured":"S.A. Pourbakhsh, X. Chen, D. Chen, X. Wang, N. Gong, J. Wang, Sizing-priority based low-power embedded memory for mobile video applications, in 2016 17th International Symposium on Quality Electronic Design (ISQED) (IEEE, 2016)","DOI":"10.1109\/ISQED.2016.7479147"},{"key":"1912_CR29","doi-asserted-by":"crossref","unstructured":"A.P.S. Rathod, P. Lakhera, A.K. Baliga, P. Mittal, B. Kumar, Performance comparison of pass transistor and CMOS logic configuration based de-multiplexer, in International Conference on Computing, Communication and Automation (2015), pp. 1433\u20131437","DOI":"10.1109\/CCAA.2015.7148606"},{"key":"1912_CR30","doi-asserted-by":"crossref","unstructured":"G. Rawat, K. Rathore, S. Kala, P. Mittal, Design and analysis of ALU: Vedic mathematics approach, in International Conference on Computing, Communication and Automation (2015), pp. 1372\u20131376","DOI":"10.1109\/CCAA.2015.7148593"},{"issue":"5","key":"1912_CR31","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1002\/cta.2960","volume":"49","author":"B Rawat","year":"2021","unstructured":"B. Rawat, P. Mittal, Single bit line accessed high performance ultralow voltage operating 7T SRAM bit cell with improved read stability. Int. J. Circuit Theory Appl. 49(5), 1435\u20131449 (2021)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"5","key":"1912_CR32","doi-asserted-by":"publisher","first-page":"1783","DOI":"10.1007\/s00542-017-3570-y","volume":"25","author":"C Roy","year":"2017","unstructured":"C. Roy, A. Islam, Power-aware source feedback single-ended 7T SRAM cell at nanoscale regime. Microsyst. Technol. 25(5), 1783\u20131791 (2017)","journal-title":"Microsyst. Technol."},{"key":"1912_CR33","doi-asserted-by":"publisher","first-page":"3479","DOI":"10.1007\/s00034-020-01636-y","volume":"40","author":"E Shakouri","year":"2021","unstructured":"E. Shakouri, B. Ebrahimi, N. Eslami, M. Chahardori, Single-ended 10T SRAM cell with high yield and low standby power. Circuits Syst. Signal Process. 40, 3479\u20133499 (2021)","journal-title":"Circuits Syst. Signal Process."},{"issue":"12","key":"1912_CR34","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1002\/cta.2555","volume":"46","author":"V Sharma","year":"2018","unstructured":"V. Sharma, S. Vishvakarma, S.S. Chouhan, K. Halonen, A write improved low power 12T SRAM cell for wearable wireless sensor nodes. Int. J. Circuit Theory Appl. 46(12), 2314\u20132333 (2018)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"1912_CR35","doi-asserted-by":"crossref","unstructured":"A. Sil, S. Ghosh, M.A. Bayoumi, A novel 90 nm 8T SRAM cell with enhanced stability, in IEEE International Conference on Integration Circuit Design Technology (2007)","DOI":"10.1109\/ICICDT.2007.4299582"},{"key":"1912_CR36","doi-asserted-by":"publisher","first-page":"2279","DOI":"10.1109\/ACCESS.2017.2782740","volume":"6","author":"P Singh","year":"2017","unstructured":"P. Singh, S.K. Vishvakarma, Ultra-low power high stability 8T SRAM for application in object tracking system. IEEE Access. 6, 2279\u20132290 (2017)","journal-title":"IEEE Access."},{"key":"1912_CR37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0818-5","volume-title":"Robust SRAM designs, and analysis","author":"J Singh","year":"2013","unstructured":"J. Singh, S.P. Mohanty, D.K. Pradhan, Robust SRAM designs, and analysis (Springer, New York, 2013)"},{"issue":"6","key":"1912_CR38","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1109\/TCSII.2018.2869945","volume":"66","author":"N Surana","year":"2019","unstructured":"N. Surana, J. Mekie, Energy efficient single-ended 6-T SRAM for multimedia applications. IEEE Trans. Circuits Syst. II Express Br. 66(6), 1023\u20131027 (2019)","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"11","key":"1912_CR39","doi-asserted-by":"publisher","first-page":"2702","DOI":"10.1109\/JSSC.2011.2164300","volume":"46","author":"SO Toh","year":"2011","unstructured":"S.O. Toh, Z. Guo, T.J.K. Liu, B. Nikolic, Characterization of dynamic SRAM stability in 45nm CMOS. IEEE J. Solid-State Circuits 46(11), 2702\u20132712 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"1912_CR40","doi-asserted-by":"publisher","first-page":"643","DOI":"10.1109\/TCSII.2016.2530881","volume":"63","author":"L Wen","year":"2016","unstructured":"L. Wen, X. Cheng, K. Zhou, S. Tian, X. Zeng, Bit-interleaving-enabled 8T SRAM with shared data-aware-write and reference-based sense amplifier. IEEE Trans. Circuits Syst. II Express Briefs 63(7), 643\u2013647 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5\/6","key":"1912_CR41","first-page":"525","volume":"47","author":"N Yoshnobu","year":"2003","unstructured":"N. Yoshnobu, H. Masahi, K. Takayuki, K. Itoh, Review and future prospects of low-voltage RAM circuits. IBM J. Res. Dev. 47(5\/6), 525\u2013552 (2003)","journal-title":"IBM J. Res. Dev."},{"issue":"6","key":"1912_CR42","doi-asserted-by":"publisher","first-page":"1366","DOI":"10.1109\/JSSC.2005.848032","volume":"40","author":"B Yang","year":"2005","unstructured":"B. Yang, L. Kim, A low-power SRAM using hierarchical bit line and local sense amplifiers. IEEE J. Solid State Circuit 40(6), 1366\u20131376 (2005)","journal-title":"IEEE J. Solid State Circuit"},{"key":"1912_CR43","doi-asserted-by":"crossref","unstructured":"H.I. Yang, M.H. Chang, S.Y. Lai, H.F. Wang, W. Hwang, A low-power low-swing single-ended multi-port SRAM, in Proceedings of VLSIDAT (2007), pp. 28\u201331","DOI":"10.1109\/VDAT.2007.373203"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01912-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01912-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01912-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T15:22:52Z","timestamp":1649431372000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01912-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,13]]},"references-count":43,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022,5]]}},"alternative-id":["1912"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01912-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,13]]},"assertion":[{"value":"25 February 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 November 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 January 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of interest"}}]}}