{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T04:44:09Z","timestamp":1749876249814,"version":"3.37.3"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2022,1,23]],"date-time":"2022-01-23T00:00:00Z","timestamp":1642896000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,23]],"date-time":"2022-01-23T00:00:00Z","timestamp":1642896000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"the Science and Technology on Low-Light-Level Night Vision Laboratory","award":["No.61424120503162412005"],"award-info":[{"award-number":["No.61424120503162412005"]}]},{"name":"Wuhu and Xidian University special fund for industry-university-research cooperation","award":["No. XWYCXY-012020013-HT"],"award-info":[{"award-number":["No. XWYCXY-012020013-HT"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1007\/s00034-021-01924-1","type":"journal-article","created":{"date-parts":[[2022,1,23]],"date-time":"2022-01-23T00:03:55Z","timestamp":1642896235000},"page":"2541-2565","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Analysis and Design of an Efficient 8-Bit 2b\/Cycle SAR ADC with Multiple Calibration Techniques"],"prefix":"10.1007","volume":"41","author":[{"given":"Yushi","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Yuan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3438-3970","authenticated-orcid":false,"given":"Hualian","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Yiqi","family":"Zhuang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,1,23]]},"reference":[{"key":"1924_CR1","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TVLSI.2013.2241799","volume":"22","author":"S Babayan-Mashhadi","year":"2014","unstructured":"S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22, 343\u2013352 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"1924_CR2","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/JSSC.2018.2793558","volume":"53","author":"B Chen","year":"2018","unstructured":"B. Chen, M. Maddox, M.C.W. Coln, Y. Lu, L.D. Fernando, Precision passive-charge-sharing SAR ADC: analysis, design, and measurement results. IEEE J. Solid-State Circuits 53, 1481\u20131492 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR3","doi-asserted-by":"publisher","first-page":"1584","DOI":"10.1109\/TCSII.2017.2769107","volume":"65","author":"Y Chen","year":"2018","unstructured":"Y. Chen, J. Wang, H. Hu, F. Ye, J. Ren, A time-interleaved SAR assisted pipeline ADC with a bias-enhanced ring amplifier. IEEE Trans. Circuits Syst. II Exp. Briefs 65, 1584\u20131588 (2018)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"1924_CR4","doi-asserted-by":"crossref","unstructured":"Z. Cao, S. Yan, Y. Li, A 32mW 1.25GS\/s 6b 2b\/step SAR ADC in 0.13\u03bcm CMOS. ISSCC Dig. Tech. Papers, pp. 542\u2013543 (2008)","DOI":"10.1109\/ISSCC.2008.4523297"},{"key":"1924_CR5","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/JSSC.2017.2785349","volume":"53","author":"C Chan","year":"2018","unstructured":"C. Chan, Y. Zhu, W. Zhang, U. Seng-Pan, R.P. Martins, A two-way interleaved 7-b 2.4-GS\/s 1-then-2 b\/cycle SAR ADC with background offset calibration. IEEE J. Solid-State Circuits 53, 850\u2013860 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR6","unstructured":"B.P. Ginsburg, A.P. Chandrakasan, An energy-efficient charge recycling approach for a SAR converter With capacitive DAC. In: 2005 IEEE International Symposium on Circuits and Systems. 1, pp. 184\u2013187 (2005)"},{"key":"1924_CR7","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/JSSC.2017.2682839","volume":"52","author":"H Huang","year":"2017","unstructured":"H. Huang, L. Du, Y. Chiu, A 1.2-GS\/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer. IEEE J. Solid-State Circuits 52, 1551\u20131562 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR8","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1109\/JSSC.2014.2364833","volume":"50","author":"H Hong","year":"2015","unstructured":"H. Hong, W. Kim, H. Kang, S. Park, M. Choi, H. Park, S. Ryu, A decision-error-tolerant 45 nm CMOS 7b 1 GS\/s nonbinary 2b\/cycle SAR ADC. IEEE J. Solid-State Circuits 50, 543\u2013555 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR9","doi-asserted-by":"publisher","first-page":"3235","DOI":"10.1109\/JSSC.2017.2732731","volume":"52","author":"H Huang","year":"2017","unstructured":"H. Huang, H. Xu, B. Elies, Y. Chiu, A non-interleaved 12-b 330-MS\/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving sub-1-dB SNDR variation. IEEE J. Solid-State Circuits 52, 3235\u20133247 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR10","doi-asserted-by":"crossref","unstructured":"H. Jeon, Y.-B. Kim, A CMOS low-power low-offset and high-speed fully dynamic latched comparator. International SoC Conference (SoCC). In: IEEE Proceeding, pp. 285\u2013288 (2010)","DOI":"10.1109\/SOCC.2010.5784646"},{"key":"1924_CR11","doi-asserted-by":"crossref","unstructured":"L. Kull et al., A 3.1mW 8b 1.2GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS. ISSCC Dig. Tech. Papers, pp. 468\u2013470 (2013)","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"1924_CR12","doi-asserted-by":"publisher","first-page":"101359","DOI":"10.1109\/ACCESS.2020.2998161","volume":"8","author":"J Kim","year":"2020","unstructured":"J. Kim, T. Yoo, D. Jung, D. Yoon, K. Seong, T. Kim, K. Baek, A 0.5 V 8\u201312 Bit 300 KSPS SAR ADC with adaptive conversion time detection-and-control for high immunity to PVT variations. IEEE Access 8, 101359\u2013101368 (2020)","journal-title":"IEEE Access"},{"key":"1924_CR13","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","volume":"45","author":"CC Liu","year":"2010","unstructured":"C.C. Liu, S.J. Chang, G.Y. Huang, Y.Z. Lin, A 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits 45, 731\u2013740 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR14","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1109\/JSSC.2011.2168651","volume":"47","author":"W Lin","year":"2012","unstructured":"W. Lin, T. Kuo, A compact dynamic-performance-improved current-steering DAC ith random rotation-based binary-weighted selection. IEEE J. Solid-State Circuits 47, 444\u2013453 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR15","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/TCSI.2019.2949072","volume":"67","author":"J Luo","year":"2020","unstructured":"J. Luo, Y. Liu, J. Li, N. Ning, K. Wu, Z. Liu, Q. Yu, A low voltage and low power 10-bit non-binary 2b\/cycle time and voltage based SAR ADC. IEEE Trans. Circuits Syst. I Reg. Pap. 67, 1136\u20131148 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"1924_CR16","doi-asserted-by":"crossref","unstructured":"D. Li, J. Liu, H. Zhuang, Z. Zhu, Y. Yang, N. Sun, A 7b 2.6mW 900MS\/s Nonbinary 2-then-3b\/cycle SAR ADC with Background Offset Calibration. IEEE CICC, pp. 1\u20134 (2019)","DOI":"10.1109\/CICC.2019.8780191"},{"key":"1924_CR17","doi-asserted-by":"crossref","unstructured":"K. Ragab, N. Sun, A 1.4mW 8b 350MS\/s loop-unrolled SAR ADC with background offset calibration in 40nm CMOS. IEEE ESSCIRC, pp. 417\u2013420 (2016)","DOI":"10.1109\/ESSCIRC.2016.7598330"},{"key":"1924_CR18","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1016\/j.mejo.2018.01.020","volume":"74","author":"V Savani","year":"2018","unstructured":"V. Savani, N.M. Devashrayee, Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator. Microelectron. J. 74, 116\u2013126 (2018)","journal-title":"Microelectron. J."},{"key":"1924_CR19","doi-asserted-by":"crossref","unstructured":"D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time. IEEE ISSCC Dig. Tech. Papers, pp. 314\u2013315 (2007)","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"1924_CR20","doi-asserted-by":"crossref","unstructured":"M. van Elzakker, et al., A 1.9 uW 4.4fJ\/conversion-step 10b 1MS\/s charge-redistribution ADC. IEEE ISSCC Dig. Tech. Papers, pp. 244\u2013245 (2008)","DOI":"10.1109\/ISSCC.2008.4523148"},{"key":"1924_CR21","doi-asserted-by":"crossref","unstructured":"S. Wong, U. Chio, C. Chan, H. Choi, S. Sin, Seng-Pan U, R. P. Martins, A 4.8-bit ENOB 5-bit 500MS\/s binary-search ADC with minimized number of comparators. IEEE ASSCC, pp. 73\u201376 (2011)","DOI":"10.1109\/ASSCC.2011.6123607"},{"key":"1924_CR22","doi-asserted-by":"crossref","unstructured":"H. Wei, C. Chan, U. Chio, S. Sin, Seng-Pan U, R. P. Martins, F. Maloberti, A 0.024mm2 8b 400MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65nm CMOS. ISSCC Dig. Tech. Papers, 188\u2013190 (2011)","DOI":"10.1109\/ISSCC.2011.5746276"},{"key":"1924_CR23","doi-asserted-by":"publisher","first-page":"1920002","DOI":"10.1142\/S0218126619200020","volume":"28","author":"H Wang","year":"2018","unstructured":"H. Wang, W.M. Xie, Z.X. Chen, S.J. Cai, A capacitor-splitting switching scheme with low total power consumption for SAR ADCs. J. Circuits Syst. Comput. 28, 1920002 (2018)","journal-title":"J. Circuits Syst. Comput."},{"key":"1924_CR24","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1109\/JSSC.2018.2879942","volume":"54","author":"H Xu","year":"2019","unstructured":"H. Xu, H. Huang, Y. Cai, L. Du, Y. Zhou, B. Xu, D. Gong, J. Ye, Y. Chiu, A 78.5-dB SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75 MS\/s with 24.9-mW power consumption in 65-nm CMOS. IEEE J. Solid-State Circuits 54, 441\u2013451 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR25","doi-asserted-by":"publisher","first-page":"1168","DOI":"10.1109\/TVLSI.2016.2610864","volume":"25","author":"D Xing","year":"2017","unstructured":"D. Xing, Y. Zhu, C. Chan, S. Sin, F. Ye, J. Ren, U. Seng-Pan, R.P. Martins, Seven-bit 700-MS\/s four-way time-interleaved SAR ADC with partial Vcm-based switching. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25, 1168\u20131172 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"1924_CR26","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1049\/el.2011.4001","volume":"48","author":"C Yuan","year":"2012","unstructured":"C. Yuan, Y. Lam, Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electron. Lett. 48, 482\u2013483 (2012)","journal-title":"Electron. Lett."},{"key":"1924_CR27","doi-asserted-by":"publisher","first-page":"1111","DOI":"10.1109\/JSSC.2010.2048498","volume":"45","author":"Y Zhu","year":"2010","unstructured":"Y. Zhu, C.H. Chan, U.F. Chio, S.W. Sin, U. Sweng-Pan, R.P. Martins, F. Maloberti, A 10-bit 100-MS\/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circuits 45, 1111\u20131121 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR28","doi-asserted-by":"publisher","first-page":"1636","DOI":"10.1109\/JSSC.2019.2900150","volume":"54","author":"HY Zhuang","year":"2019","unstructured":"H.Y. Zhuang, W.J. Guo, J.X. Liu, H. Tang, Z. Zhu, L. Chen, N. Sun, A second-order noise-shaping SAR ADC with passive integrator and tri-level voting. IEEE J. Solid-State Circuits 54, 1636\u20131647 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR29","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/JSSC.2014.2384025","volume":"50","author":"Y Zhou","year":"2015","unstructured":"Y. Zhou, B. Xu, Y. Chiu, A 12 bit 160 MS\/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector. IEEE J. Solid-State Circuits 50, 920\u2013931 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR30","doi-asserted-by":"publisher","first-page":"2207","DOI":"10.1109\/JSSC.2019.2915583","volume":"54","author":"Y Zhou","year":"2019","unstructured":"Y. Zhou, B. Xu, Y. Chiu, A 12-b 1-GS\/s 31.5-mW time-interleaved SAR ADC with analog HPF-assisted skew calibration and randomly sampling reference ADC. IEEE J. Solid-State Circuits 54, 2207\u20132218 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1924_CR31","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1049\/el.2012.3332","volume":"49","author":"Z Zhu","year":"2013","unstructured":"Z. Zhu, Y. Xiao, X. Song, VCM-based monotonic capacitor switching scheme for SAR ADC. Electron. Lett. 49, 327\u2013329 (2013)","journal-title":"Electron. Lett."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01924-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01924-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01924-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T15:27:06Z","timestamp":1649431626000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01924-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,23]]},"references-count":31,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022,5]]}},"alternative-id":["1924"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01924-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,1,23]]},"assertion":[{"value":"20 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 November 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 November 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 January 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declaration"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}