{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:53:23Z","timestamp":1780444403137,"version":"3.54.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2022,2,5]],"date-time":"2022-02-05T00:00:00Z","timestamp":1644019200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,5]],"date-time":"2022-02-05T00:00:00Z","timestamp":1644019200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100007852","name":"Central Electronics Engineering Research Institute","doi-asserted-by":"publisher","award":["09\/1022(0026)\/2016-EMR-I."],"award-info":[{"award-number":["09\/1022(0026)\/2016-EMR-I."]}],"id":[{"id":"10.13039\/501100007852","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1007\/s00034-021-01947-8","type":"journal-article","created":{"date-parts":[[2022,2,5]],"date-time":"2022-02-05T13:02:58Z","timestamp":1644066178000},"page":"3465-3486","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["SCAN: Streamlined Composite Activation Function Unit for Deep Neural Accelerators"],"prefix":"10.1007","volume":"41","author":[{"given":"Gunjan","family":"Rajput","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kunika Naresh","family":"Biyani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.","family":"Logashree","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4223-0077","authenticated-orcid":false,"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,2,5]]},"reference":[{"issue":"8","key":"1947_CR1","doi-asserted-by":"publisher","first-page":"1515","DOI":"10.1109\/TCAD.2017.2778107","volume":"37","author":"A Alaghi","year":"2017","unstructured":"A. Alaghi, W. Qian, J.P. Hayes, The promise and challenge of stochastic computing. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37(8), 1515\u20131531 (2017)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"1947_CR2","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.845896","volume":"8","author":"L Benini","year":"2000","unstructured":"L. Benini, B. Alessandro, M. De Giovanni, A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 8(3), 299\u2013316 (2000)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1947_CR3","unstructured":"L. Benini, D.M. Giovanni, Dynamic Power Management: Design Techniques and CAD Tools (Springer, 2012)"},{"issue":"23\u201324","key":"1947_CR4","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1016\/j.vaccine.2004.02.005","volume":"22","author":"M Bhasin","year":"2004","unstructured":"M. Bhasin, G.P.S. Raghava, Prediction of CTL epitopes using QM, SVM and ANN techniques. Vaccine 22(23\u201324), 3195\u20133204 (2004)","journal-title":"Vaccine"},{"issue":"9","key":"1947_CR5","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/12.954505","volume":"50","author":"BD Brown","year":"2001","unstructured":"B.D. Brown, H.C. Card, Stochastic neural computation. I. Computational elements. IEEE Trans. Comput. 50(9), 891\u2013905 (2001)","journal-title":"IEEE Trans. Comput."},{"key":"1947_CR6","doi-asserted-by":"crossref","unstructured":"C.H. Chang, , H.Y. Kao, S.H. Huang, May. Hardware implementation for multiple activation functions, in 2019 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW) (IEEE, 2019), pp. 1\u20132","DOI":"10.1109\/ICCE-TW46550.2019.8991981"},{"key":"1947_CR7","doi-asserted-by":"crossref","unstructured":"G. Dinelli et al. Advantages and limitations of fully on-chip CNN FPGA-based hardware accelerator, in IEEE International Symposium on Circuits and Systems (ISCAS) (IEEE, 2020)","DOI":"10.1109\/ISCAS45731.2020.9180867"},{"key":"1947_CR8","doi-asserted-by":"crossref","unstructured":"M. Ercegovac, D. Kirovski, M. Potkonjak, Low-power behavioral synthesis optimization using multiple precision arithmetic, in Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) (IEEE, 1999), pp. 568\u2013573","DOI":"10.1145\/309847.310000"},{"key":"1947_CR9","doi-asserted-by":"crossref","unstructured":"B.R. Gaines, Stochastic computing systems, in Advances in Information Systems Science (Springer, Boston, 1969), pp. 37\u2013172","DOI":"10.1007\/978-1-4899-5841-9_2"},{"issue":"1","key":"1947_CR10","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/TCAD.2017.2705069","volume":"37","author":"K Guo","year":"2017","unstructured":"K. Guo et al., Angel-eye: a complete design flow for mapping cnn onto embedded fpga. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37(1), 35\u201347 (2017)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"1947_CR11","first-page":"106","volume":"1","author":"J Kathuria","year":"2011","unstructured":"J. Kathuria, M. Ayoubkhan, A. Noor, A review of clock gating techniques. MIT Int. J. Electron. Commun. Eng. 1(2), 106\u2013114 (2011)","journal-title":"MIT Int. J. Electron. Commun. Eng."},{"key":"1947_CR12","doi-asserted-by":"crossref","unstructured":"K. Leboeuf, A.H. Namin, R. Muscedere, H. Wu, M. Ahmadi, High speed VLSI implementation of the hyperbolic tangent sigmoid function, in 2008 Third International Conference on Convergence and Hybrid Information Technology, vol. 1 (IEEE, 2008), pp. 1070\u20131073","DOI":"10.1109\/ICCIT.2008.131"},{"key":"1947_CR13","first-page":"2198","volume":"2","author":"B Lee","year":"2003","unstructured":"B. Lee, N. Burgess, Some results on Taylor-series function approximation on FPGA. Thrity-Seventh Asilomar Conf. Signals Syst. Comput. 2, 2198\u20132202 (2003). (IEEE)","journal-title":"Thrity-Seventh Asilomar Conf. Signals Syst. Comput."},{"key":"1947_CR14","doi-asserted-by":"crossref","unstructured":"J. Li, Z. Yuan, Z. Li, C. Ding, A. Ren, Q. Qiu, J. Draper, Y. Wang, Hardware-driven nonlinear activation for stochastic computing based deep convolutional neural networks, in 2017 International Joint Conference on Neural Networks (IJCNN) (IEEE, 2017), pp. 1230\u20131236","DOI":"10.1109\/IJCNN.2017.7965993"},{"key":"1947_CR15","doi-asserted-by":"crossref","unstructured":"C.W. Lin, J.-S. Wang, A digital circuit design of hyperbolic tangent sigmoid function for neural networks, in 2008 IEEE International Symposium on Circuits and Systems (IEEE, 2008), pp. 856\u2013859","DOI":"10.1109\/ISCAS.2008.4541553"},{"issue":"5","key":"1947_CR16","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1109\/TC.2012.43","volume":"62","author":"JYL Low","year":"2012","unstructured":"J.Y.L. Low, C.C. Jong, A memory-efficient tables-and-additions method for accurate computation of elementary functions. IEEE Trans. Comput. 62(5), 858\u2013872 (2012)","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"1947_CR17","doi-asserted-by":"publisher","first-page":"1861","DOI":"10.1109\/TVLSI.2019.2905242","volume":"27","author":"DT Nguyen","year":"2019","unstructured":"D.T. Nguyen, N.N. Tuan, H. Kim, H.-J. Lee, A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(8), 1861\u20131873 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1947_CR18","doi-asserted-by":"crossref","unstructured":"E. Nurvitadhi, J. Sim, D. Sheffield, A. Mishra, S. Krishnan, D. Marr. Debbie, Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC, in 2016 26th International Conference on Field Programmable Logic and Applications (FPL) (IEEE, 2016), pp. 1\u20134","DOI":"10.1109\/FPL.2016.7577314"},{"key":"1947_CR19","doi-asserted-by":"publisher","first-page":"104270","DOI":"10.1016\/j.micpro.2021.104270","volume":"84","author":"G Rajput","year":"2021","unstructured":"G. Rajput, G. Raut, M. Chandra, S.K. Vishvakarma, VLSI implementation of transcendental function hyperbolic tangent for deep neural network accelerators. Microprocess. Microsyst. 84, 104270 (2021)","journal-title":"Microprocess. Microsyst."},{"key":"1947_CR20","doi-asserted-by":"crossref","unstructured":"G. Rajput, S. Agrawal, G. Raut, S.K. Vishvakarma, An accurate and noninvasive skin cancer screening based on imaging technique. Int. J. Imaging Syst. Technol. (2021)","DOI":"10.1002\/ima.22616"},{"key":"1947_CR21","doi-asserted-by":"crossref","unstructured":"S.P.J.V. Rani, P. Kanagasabapathy, Multilayer perceptron neural network architecture using vhdl with combinational logic sigmoid function, in 2007 International Conference on Signal Processing, Communications and Networking (IEEE, 2007), pp. 404\u2013409","DOI":"10.1109\/ICSCN.2007.350771"},{"issue":"1","key":"1947_CR22","doi-asserted-by":"publisher","first-page":"73","DOI":"10.3390\/electronics10010073","volume":"10","author":"F Ratto","year":"2021","unstructured":"F. Ratto, T. Fanni, L. Raffo, C. Sau, Mutual impact between clock gating and high level synthesis in reconfigurable hardware accelerators. Electronics 10(1), 73 (2021)","journal-title":"Electronics"},{"key":"1947_CR23","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/OJCAS.2020.3042743","volume":"2","author":"G Raut","year":"2021","unstructured":"G. Raut, S. Rai, S.K. Vishvakarma, A. Kumar, RECON: resource-efficient CORDIC-based neuron architecture. IEEE Open J. Circuits Syst. 2, 170\u2013181 (2021)","journal-title":"IEEE Open J. Circuits Syst."},{"key":"1947_CR24","doi-asserted-by":"crossref","unstructured":"G. Raut, S. Rai, S.K. Vishvakarma, A. Kumar, A CORDIC based configurable activation function for ANN applications, in 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (IEEE, 2020), pp. 78\u201383","DOI":"10.1109\/ISVLSI49217.2020.00024"},{"issue":"1","key":"1947_CR25","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/TVLSI.2012.2232321","volume":"22","author":"B Zamanlooy","year":"2013","unstructured":"B. Zamanlooy, M. Mirhassani, Efficient VLSI implementation of neural networks with hyperbolic tangent activation function. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(1), 39\u201348 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01947-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-021-01947-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-021-01947-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,17]],"date-time":"2024-09-17T23:10:33Z","timestamp":1726614633000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-021-01947-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,5]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022,6]]}},"alternative-id":["1947"],"URL":"https:\/\/doi.org\/10.1007\/s00034-021-01947-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2,5]]},"assertion":[{"value":"9 May 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 November 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 February 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}