{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:18Z","timestamp":1740135738599,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T00:00:00Z","timestamp":1644192000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T00:00:00Z","timestamp":1644192000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Department of Science and Technology, Ministry of Science and Technology","doi-asserted-by":"publisher","award":["PDF\/2017\/002968"],"award-info":[{"award-number":["PDF\/2017\/002968"]}],"id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Redpine Signals Inc.","award":["S22"],"award-info":[{"award-number":["S22"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1007\/s00034-022-01968-x","type":"journal-article","created":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T17:18:48Z","timestamp":1644254328000},"page":"3957-3984","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fragmented Huffman-Based Compression Methodology for CNN Targeting Resource-Constrained Edge Devices"],"prefix":"10.1007","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0576-8014","authenticated-orcid":false,"given":"Chandrajit","family":"Pal","sequence":"first","affiliation":[]},{"given":"Sunil","family":"Pankaj","sequence":"additional","affiliation":[]},{"given":"Wasim","family":"Akram","sequence":"additional","affiliation":[]},{"given":"Dwaipayan","family":"Biswas","sequence":"additional","affiliation":[]},{"given":"Govardhan","family":"Mattela","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,2,7]]},"reference":[{"key":"1968_CR1","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TMSCS.2017.2695588","volume":"4","author":"M Alawad","year":"2018","unstructured":"M. Alawad, M. Lin, Memory-efficient probabilistic 2-d finite impulse response (FIR) filter. IEEE Trans. Multi-Scale Comput. Syst. 4, 69\u201382 (2018). https:\/\/doi.org\/10.1109\/TMSCS.2017.2695588","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"1968_CR2","doi-asserted-by":"publisher","unstructured":"K. Ando, K. Ueyoshi, K. Orimo, H. Yonekawa, S. Sato, H. Nakahara, M. Ikebe, T. Asai, Takamaeda-S. Yamazaki, T. Kuroda, M. Motomura, BRein memory: a 13-layer 4.2 k neuron\/0.8 m synapse binary\/ternary reconfigurable in-memory deep neural network accelerator in 65 nm CMOS. In: Symposium on VLSI Circuits (2017), pp. C24\u2013C25. https:\/\/doi.org\/10.23919\/VLSIC.2017.8008533","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"1968_CR3","doi-asserted-by":"publisher","unstructured":"R. Andri, L. Cavigelli, D. Rossi, L. Benini, Yodann: an ultra-low power convolutional neural network accelerator based on binary weights. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), pp. 236\u2013241. https:\/\/doi.org\/10.1109\/ISVLSI.2016.111","DOI":"10.1109\/ISVLSI.2016.111"},{"issue":"1","key":"1968_CR4","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/JSSC.2018.2869150","volume":"54","author":"D Bankman","year":"2019","unstructured":"D. Bankman, L. Yang, B. Moons, M. Verhelst, B. Murmann, An always-on 3.8 $$mu$$j\/86memory on chip in 28-nm CMOS. IEEE J. Solid-State Circuits 54(1), 158\u2013172 (2019). https:\/\/doi.org\/10.1109\/JSSC.2018.2869150","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"1968_CR5","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/JETCAS.2019.2910232","volume":"9","author":"Y Chen","year":"2019","unstructured":"Y. Chen, T. Yang, J. Emer, V. Sze, Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. IEEE J. Emerg. Sel. Top. Circuits Syst. 9(2), 292\u2013308 (2019). https:\/\/doi.org\/10.1109\/JETCAS.2019.2910232","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"1968_CR6","doi-asserted-by":"publisher","unstructured":"B. Cheung, Convolutional neural networks applied to human face classification. In: Proceedings of 11th International Conference on Machine Learning and Applications, vol. 2 (2012), pp. 580\u2013583. https:\/\/doi.org\/10.1109\/ICMLA.2012.177","DOI":"10.1109\/ICMLA.2012.177"},{"key":"1968_CR7","doi-asserted-by":"publisher","unstructured":"F. Chollet, Xception:deep learning with depthwise separable convolutions. arXiv preprint arXiv:1610.02357 (2016). https:\/\/doi.org\/10.1109\/CVPR.2017.195","DOI":"10.1109\/CVPR.2017.195"},{"key":"1968_CR8","doi-asserted-by":"crossref","unstructured":"L.P. Deutsch, Deflate compressed data format. Specification version 1.3. IETF. p. 1. sec. Abstract. RFC 1951. Retrieved 2014-04-23 (1996)","DOI":"10.17487\/rfc1951"},{"key":"1968_CR9","unstructured":"D. Dobb, A few questions for Igor Pavlov. Data Compression Newsletter (2003)"},{"key":"1968_CR10","doi-asserted-by":"publisher","first-page":"2781","DOI":"10.1109\/NNSP.1997.622445","volume":"46","author":"HC Fu","year":"1998","unstructured":"H.C. Fu, Y.Y. Xu, Multilinguistic handwritten character recognition by Bayesian decision-based neural networks. IEEE Trans. Signal Process 46, 2781\u20132789 (1998). https:\/\/doi.org\/10.1109\/NNSP.1997.622445","journal-title":"IEEE Trans. Signal Process"},{"key":"1968_CR11","doi-asserted-by":"publisher","unstructured":"K. Guo, L. Sui, J. Qiu, S. Yao, S. Han, Y. Wang, H. Yang, Angel-eye: a complete design flow for mapping CNN onto customized hardware. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), pp. 24\u201329. https:\/\/doi.org\/10.1109\/ISVLSI.2016.129","DOI":"10.1109\/ISVLSI.2016.129"},{"key":"1968_CR12","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1145\/3007787.3001163","volume":"44","author":"S Han","year":"2016","unstructured":"S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M.A. Horowitz, W.J. Dally, EIE: efficient inference engine on compressed deep neural network. SIGARCH Comput. Archit. News 44, 243\u2013254 (2016). https:\/\/doi.org\/10.1145\/3007787.3001163","journal-title":"SIGARCH Comput. Archit. News"},{"key":"1968_CR13","unstructured":"S. Han, H. Mao, W.J. Dally, Deep compression: compressing deep neural networks with pruning, trained quantization and Huffman coding (2016). arXiv:1510.00149"},{"key":"1968_CR14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90","author":"K He","year":"2016","unstructured":"K. He, X. Zhang, S. Ren, J. Sun, Deep residual learning for image recognition. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR) (2016). https:\/\/doi.org\/10.1109\/CVPR.2016.90","journal-title":"IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)"},{"key":"1968_CR15","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/JRPROC.1952.273898","volume":"40","author":"DA Huffman","year":"1952","unstructured":"D.A. Huffman, A method for the construction of minimum-redundancy codes. Proc. IRE 40, 1098\u20131101 (1952). https:\/\/doi.org\/10.1109\/JRPROC.1952.273898","journal-title":"Proc. IRE"},{"key":"1968_CR16","doi-asserted-by":"publisher","unstructured":"Y. Jia, E. Shelhamer, J. Donahue, S. Karayev, J. Long, R. Girshick, Caffe: convolutional architecture for fast feature embedding. In: Proceedings of the 22nd ACM International Conference on Multimedia (2014), pp. 675\u2013678. https:\/\/doi.org\/10.1145\/2647868.2654889","DOI":"10.1145\/2647868.2654889"},{"key":"1968_CR17","doi-asserted-by":"publisher","unstructured":"P. Judd, J. Albericio, T. Hetherington, T.M. Aamodt, A. Moshovos, Stripes: bit-serial deep neural network computing. In: 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2016), pp. 1\u201312. https:\/\/doi.org\/10.1109\/MICRO.2016.7783722","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"1968_CR18","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1145\/3065386","volume":"60","author":"A Krizhevsky","year":"2017","unstructured":"A. Krizhevsky, I. Sutskever, G.E. Hinton, Imagenet classification with deep convolutional neural networks. Commun. ACM 60, 84\u201390 (2017). https:\/\/doi.org\/10.1145\/3065386","journal-title":"Commun. ACM"},{"key":"1968_CR19","doi-asserted-by":"publisher","unstructured":"J. Lee, C. Kim, S. Kang, D. Shin, S. Kim, H. Yoo, Unpu: a 50.6tops\/w unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision. In: IEEE International Solid-State Circuits Conference\u2014(ISSCC) (2018), pp. 218\u2013220. https:\/\/doi.org\/10.1109\/ISSCC.2018.8310262","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"1968_CR20","doi-asserted-by":"crossref","unstructured":"T.Y. Lin, M. Maire, S. Belongie, J. Hays, P. Perona, D. Ramanan, P. Doll\u00e1r, C.L. Zitnick, Microsoft coco: common objects in context. In: Computer Vision\u2014ECCV (2014), pp. 740\u2013755","DOI":"10.1007\/978-3-319-10602-1_48"},{"key":"1968_CR21","unstructured":"A.C. Miguel, I. Yerlan, Model compression as constrained optimization, with application to neural nets.part I: general framework, part II: quantization, electrical engineering and computer science. (University of California, Merced, 2017). http:\/\/eecs.ucmerced.edu"},{"key":"1968_CR22","doi-asserted-by":"publisher","unstructured":"B. Moons, R. Uytterhoeven, W. Dehaene, M. Verhelst, 14.5 envision: a 0.26-to-10tops\/w subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI. In: IEEE International Solid-State Circuits Conference (ISSCC) (2017), pp. 246\u2013247. https:\/\/doi.org\/10.1109\/ISSCC.2017.7870353","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"1968_CR23","doi-asserted-by":"publisher","unstructured":"B. Moons, R. Uytterhoeven, W. Dehaene, M. Verhelst, Envision: a 0.26-to-10tops\/w subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI. In: IEEE International Solid-State Circuits Conference (ISSCC) (2017), pp. 246\u2013257. https:\/\/doi.org\/10.1109\/ISSCC.2017.7870353","DOI":"10.1109\/ISSCC.2017.7870353"},{"issue":"4","key":"1968_CR24","doi-asserted-by":"publisher","first-page":"903","DOI":"10.1109\/JSSC.2016.2636225","volume":"52","author":"B Moons","year":"2017","unstructured":"B. Moons, M. Verhelst, An energy-efficient precision-scalable convnet processor in 40-nm CMOS. IEEE J. Solid-State Circuits 52(4), 903\u2013914 (2017). https:\/\/doi.org\/10.1109\/JSSC.2016.2636225","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1968_CR25","doi-asserted-by":"publisher","first-page":"3198","DOI":"10.1109\/TSP.2003.819009","volume":"51","author":"IP Morns","year":"2003","unstructured":"I.P. Morns, S.S. Dlay, The DSFPN: a new neural network and circuit simulation for optical character recognition. IEEE Trans. Signal Process 51, 3198\u20133209 (2003). https:\/\/doi.org\/10.1109\/TSP.2003.819009","journal-title":"IEEE Trans. Signal Process"},{"key":"1968_CR26","doi-asserted-by":"publisher","first-page":"5663","DOI":"10.1109\/TSP.2018.2868322","volume":"66","author":"F Nariman","year":"2018","unstructured":"F. Nariman, G. Andrea, Neural network detection of data sequences in communication systems. IEEE Trans. Signal Process 66, 5663\u20135678 (2018). https:\/\/doi.org\/10.1109\/TSP.2018.2868322","journal-title":"IEEE Trans. Signal Process"},{"key":"1968_CR27","doi-asserted-by":"publisher","unstructured":"C. Pal, S. Pankaj, W. Akram, A. Acharyya, Modified Huffman based compression methodology for deep neural network implementation on resource constrained mobile platforms. In: IEEE International Symposium on Circuits and Systems (ISCAS) (2018), pp. 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS.2018.8351234","DOI":"10.1109\/ISCAS.2018.8351234"},{"key":"1968_CR28","doi-asserted-by":"publisher","unstructured":"S. Sharify, A.D. Lascorz, K. Siu, P. Judd, A. Moshovos, Loom: exploiting weight and activation precisions to accelerate convolutional neural networks. In: 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC) (2018). https:\/\/doi.org\/10.1145\/3195970.3196072","DOI":"10.1145\/3195970.3196072"},{"key":"1968_CR29","doi-asserted-by":"publisher","unstructured":"E. Sitaridi, R. Mueller, T. Kaldewey, G. Lohman, K.A. Ross, Massively-parallel lossless data decompression. In: 45th International Conference on Parallel Processing (ICPP) (2016), pp. 242\u2013247. https:\/\/doi.org\/10.1109\/ICPP.2016.35","DOI":"10.1109\/ICPP.2016.35"},{"key":"1968_CR30","doi-asserted-by":"publisher","first-page":"6002","DOI":"10.1109\/TSP.2018.2873548","volume":"66","author":"L Steffen","year":"2018","unstructured":"L. Steffen, S. Slawomir, A neural architecture for Bayesian compressive sensing over the simplex via Laplace techniques. IEEE Trans. Signal Process 66, 6002\u20136015 (2018). https:\/\/doi.org\/10.1109\/TSP.2018.2873548","journal-title":"IEEE Trans. Signal Process"},{"key":"1968_CR31","doi-asserted-by":"publisher","unstructured":"C. Szegedy, V. Vanhoucke, S. Ioffe, J. Shlens, Z. Wojna, Rethinking the inception architecture for computer vision. In: IEEE Conference on Computer Vision and Pattern Recognition (CVPR) (2016), pp. 2818\u20132826. https:\/\/doi.org\/10.1109\/CVPR.2016.308","DOI":"10.1109\/CVPR.2016.308"},{"key":"1968_CR32","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/TSP.2016.2631454","volume":"65","author":"M Thom","year":"2017","unstructured":"M. Thom, F. Gritschneder, Rapid exact signal scanning with deep convolutional neural networks. IEEE Trans. Signal Process 65, 1235\u20131250 (2017). https:\/\/doi.org\/10.1109\/TSP.2016.2631454","journal-title":"IEEE Trans. Signal Process"},{"key":"1968_CR33","doi-asserted-by":"publisher","unstructured":"H. Valavi, P.J. Ramadge, E. Nestler, N. Verma, A mixed-signal binarized convolutional-neural-network accelerator integrating dense weight storage and multiplication for reduced data movement. In: IEEE Symposium on VLSI Circuits (2018), pp. 141\u2013142. https:\/\/doi.org\/10.1109\/VLSIC.2018.8502421","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"1968_CR34","doi-asserted-by":"publisher","first-page":"112553","DOI":"10.1109\/ACCESS.2020.3002844","volume":"8","author":"L Yang","year":"2020","unstructured":"L. Yang, S. Ruan, K. Cheng, Y. Peng, Model-based deep encoding based on USB transmission for modern edge computing architectures. IEEE Access 8, 112553\u2013112561 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.3002844","journal-title":"IEEE Access"},{"issue":"6","key":"1968_CR35","doi-asserted-by":"publisher","first-page":"1733","DOI":"10.1109\/JSSC.2019.2963616","volume":"55","author":"S Yin","year":"2020","unstructured":"S. Yin, Z. Jiang, J. Seo, M. Seok, XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J. Solid-State Circuits 55(6), 1733\u20131743 (2020). https:\/\/doi.org\/10.1109\/JSSC.2019.2963616","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1968_CR36","doi-asserted-by":"publisher","unstructured":"S. Yin, P. Ouyang, S. Tang, F. Tu, X. Li, L. Liu, S. Wei, A 1.06-to-5.09 tops\/w reconfigurable hybrid-neural-network processor for deep learning applications. In: Symposium on VLSI Circuits (2017), pp. C26\u2013C27. https:\/\/doi.org\/10.23919\/VLSIC.2017.8008534","DOI":"10.23919\/VLSIC.2017.8008534"},{"key":"1968_CR37","doi-asserted-by":"publisher","unstructured":"Z. Yuan, J. Yue, H. Yang, Z. Wang, J. Li, Y. Yang, Q. Guo, X. Li, M. Chang, H. Yang, Y. Liu, Sticker: a 0.41-62.1 tops\/w 8bit neural network processor with multi-sparsity compatible convolution arrays and online tuning acceleration for fully connected layers. In: IEEE Symposium on VLSI Circuits (2018), pp. 33\u201334. https:\/\/doi.org\/10.1109\/VLSIC.2018.8502404","DOI":"10.1109\/VLSIC.2018.8502404"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-01968-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-01968-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-01968-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,16]],"date-time":"2022-05-16T18:24:22Z","timestamp":1652725462000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-01968-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,7]]},"references-count":37,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2022,7]]}},"alternative-id":["1968"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-01968-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,2,7]]},"assertion":[{"value":"2 January 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 January 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 January 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 February 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}