{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T05:47:57Z","timestamp":1749793677341,"version":"3.37.3"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T00:00:00Z","timestamp":1653868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T00:00:00Z","timestamp":1653868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s00034-022-01997-6","type":"journal-article","created":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T13:04:52Z","timestamp":1653915892000},"page":"4848-4885","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Low-Power and Fast-Swing-Restoration GDI-Based Magnitude Comparator for Digital Images Processing"],"prefix":"10.1007","volume":"41","author":[{"given":"Mahmood","family":"Rafiee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4683-1814","authenticated-orcid":false,"given":"Nabiollah","family":"Shiri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayoub","family":"Sadeghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdolreza","family":"Darabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ebrahim","family":"Abiri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,5,30]]},"reference":[{"key":"1997_CR1","doi-asserted-by":"publisher","first-page":"4516","DOI":"10.1007\/s00034-020-01382-1","volume":"39","author":"E Abiri","year":"2020","unstructured":"E. Abiri, A. Darabi, M.R. Salehi, A. Sadeghi, Optimized gate diffusion input method-based reversible magnitude arithmetic unit using non-dominated sorting genetic algorithm II. Circuits Syst. Signal Process. 39, 4516\u20134551 (2020). https:\/\/doi.org\/10.1007\/s00034-020-01382-1","journal-title":"Circuits Syst. Signal Process."},{"issue":"14","key":"1997_CR2","doi-asserted-by":"publisher","first-page":"12","DOI":"10.5120\/20218-2496","volume":"115","author":"M Aggarwal","year":"2015","unstructured":"M. Aggarwal, R. Mehra, Performance analysis of magnitude comparator using different design techniques. Int. J. Comput. Appl. 115(14), 12\u201315 (2015). https:\/\/doi.org\/10.5120\/20218-2496","journal-title":"Int. J. Comput. Appl."},{"issue":"4","key":"1997_CR3","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre-Hernandez","year":"2011","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans Very Large Scale Integr. (VLSI) Syst. 19(4), 718\u2013721 (2011). https:\/\/doi.org\/10.1109\/TVLSI.2009.2038166","journal-title":"IEEE Trans Very Large Scale Integr. (VLSI) Syst."},{"key":"1997_CR4","doi-asserted-by":"publisher","first-page":"152859","DOI":"10.1016\/j.aeue.2019.152859","volume":"110","author":"M Ahmadinejad","year":"2019","unstructured":"M. Ahmadinejad, M. Hossein Moaiyeri, F. Sabetzadeh, Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. Int. J. Electron. Commun. 110, 152859 (2019). https:\/\/doi.org\/10.1016\/j.aeue.2019.152859","journal-title":"Int. J. Electron. Commun."},{"key":"1997_CR5","doi-asserted-by":"publisher","unstructured":"S. Alam, S.R. Ghimiray, M. Kumar. Performance analysis of a 4-bit comparator circuit using different adiabatic logics, in Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore (2017), pp. 1\u20135. https:\/\/doi.org\/10.1109\/IPACT.2017.8245210","DOI":"10.1109\/IPACT.2017.8245210"},{"issue":"3","key":"1997_CR6","first-page":"4447","volume":"3","author":"M Basha","year":"2012","unstructured":"M. Basha, V.N. Lakshmana Kumar, Transistor implementation of reversible comparator circuit using low power technique. IJCSIT Int. J. Comput. Sci. Inf. Technol. 3(3), 4447\u20134452 (2012)","journal-title":"IJCSIT Int. J. Comput. Sci. Inf. Technol."},{"issue":"5","key":"1997_CR7","doi-asserted-by":"publisher","first-page":"1138","DOI":"10.1109\/TVLSI.2018.2889833","volume":"27","author":"H Basireddy","year":"2019","unstructured":"H. Basireddy, K. Challa, T. Nikoubin, Hybrid logical effort for hybrid logic style full adders in multistage structures. IEEE Trans. Very Large Scale Integr. Syst. 27(5), 1138\u20131147 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"12","key":"1997_CR8","doi-asserted-by":"publisher","first-page":"5108","DOI":"10.1109\/TCSI.2021.3112798","volume":"68","author":"F Behbahani","year":"2021","unstructured":"F. Behbahani, M.K.Q. Jooq, M.H. Moaiyeri, K. Tamersit, Leveraging negative capacitance CNTFETs for image processing: an ultra-efficient ternary image edge detection hardware. IEEE Trans. Circuits Syst. I Regul. Pap. 68(12), 5108\u20135119 (2021). https:\/\/doi.org\/10.1109\/TCSI.2021.3112798","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"1997_CR9","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1109\/TCAD.2010.2085250","volume":"30","author":"MH Ben-Jamaa","year":"2011","unstructured":"M.H. Ben-Jamaa, K. Mohanram, G. De Micheli, An efficient gate library for ambipolar CNTFET logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(2), 242\u2013255 (2011). https:\/\/doi.org\/10.1109\/TCAD.2010.2085250","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"9","key":"1997_CR10","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"BH Calhoun","year":"2005","unstructured":"B.H. Calhoun, A. Wang, A. Chandrakasan, Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid-State Circuits 40(9), 1778\u20131786 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1997_CR11","doi-asserted-by":"publisher","unstructured":"S.W. Cheng. A high-speed magnitude comparator with small transistor count, in 10th IEEE International Conference on Electronics, Circuits and Systems, ICECS. Proceedings of the 2003, Sharjah (2003), pp. 1168\u20131171. https:\/\/doi.org\/10.1109\/ICECS.2003.1301720","DOI":"10.1109\/ICECS.2003.1301720"},{"issue":"2","key":"1997_CR12","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/TCSII.2011.2180110","volume":"59","author":"P Chuang","year":"2012","unstructured":"P. Chuang, D. Li, M. Sachdev, A low-power high-performance single-cycle tree-based 64-bit binary comparator. IEEE Trans. Circuits Syst. II Express Briefs 59(2), 108\u2013112 (2012). https:\/\/doi.org\/10.1109\/TCSII.2011.2180110","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1997_CR13","doi-asserted-by":"publisher","first-page":"810","DOI":"10.1016\/j.procs.2017.12.103","volume":"125","author":"HM Gaur","year":"2018","unstructured":"H.M. Gaur, A.K. Singh, U. Ghanekar, In-depth comparative analysis of reversible gates for designing logic circuits. Procedia Comput. Sci. 125, 810\u2013817 (2018). https:\/\/doi.org\/10.1016\/j.procs.2017.12.103","journal-title":"Procedia Comput. Sci."},{"issue":"2","key":"1997_CR14","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1109\/JSSC.2002.807409","volume":"38","author":"C-H Huang","year":"2003","unstructured":"C.-H. Huang, JSh. Wang, High-performance and power-efficient CMOS comparators. IEEE J. Solid-State Circuits 38(2), 254\u2013262 (2003). https:\/\/doi.org\/10.1109\/JSSC.2002.807409","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1997_CR15","doi-asserted-by":"publisher","first-page":"1477","DOI":"10.1007\/s11227-016-1676-0","volume":"72","author":"H Jayashree","year":"2016","unstructured":"H. Jayashree, H. Thapliyal, H. Arabnia, V.K. Agrawal, Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J. Supercomput. 72, 1477\u20131493 (2016). https:\/\/doi.org\/10.1007\/s11227-016-1676-0","journal-title":"J. Supercomput."},{"issue":"3","key":"1997_CR16","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1016\/j.vlsi.2010.02.002","volume":"43","author":"A Kabbani","year":"2010","unstructured":"A. Kabbani, Logical effort based dynamic power estimation and optimization of static CMOS circuits. Integr. VLSI J. 43(3), 279\u2013288 (2010)","journal-title":"Integr. VLSI J."},{"issue":"6","key":"1997_CR17","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/TVLSI.2020.2983850","volume":"28","author":"J Kandpal","year":"2020","unstructured":"J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic full adder using high-performance 10-T XOR\u2013XNOR cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(6), 1413\u20131422 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2020.2983850","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1997_CR18","doi-asserted-by":"publisher","first-page":"e190007","DOI":"10.1148\/ryai.2020190007","volume":"2","author":"F Knoll","year":"2020","unstructured":"F. Knoll et al., fastMRI: a publicly available raw k-space and DICOM dataset of knee images for accelerated MR image reconstruction using machine learning. Radiol. Artif. Intell. 2(1), e190007 (2020). https:\/\/doi.org\/10.1148\/ryai.2020190007","journal-title":"Radiol. Artif. Intell."},{"issue":"2","key":"1997_CR19","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MSP.2007.914728","volume":"25","author":"M Lustig","year":"2008","unstructured":"M. Lustig, D.L. Donoho, J.M. Santos, J.M. Pauly, Compressed sensing MRI. IEEE Signal. Process. Mag. 25(2), 72\u201382 (2008)","journal-title":"IEEE Signal. Process. Mag."},{"issue":"4","key":"1997_CR20","doi-asserted-by":"publisher","first-page":"984","DOI":"10.1109\/TC.2014.2308214","volume":"64","author":"A Momeni","year":"2015","unstructured":"A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984\u2013994 (2015). https:\/\/doi.org\/10.1109\/TC.2014.2308214","journal-title":"IEEE Trans. Comput."},{"key":"1997_CR21","doi-asserted-by":"publisher","first-page":"3191","DOI":"10.1007\/s00034-015-9997-4","volume":"34","author":"M Monajati","year":"2015","unstructured":"M. Monajati, S.M. Fakhraie, E. Kabir, Approximate arithmetic for low-power image median filtering. Circuits Syst. Signal Process. 34, 3191\u20133219 (2015). https:\/\/doi.org\/10.1007\/s00034-015-9997-4","journal-title":"Circuits Syst. Signal Process."},{"key":"1997_CR22","doi-asserted-by":"publisher","first-page":"566","DOI":"10.1109\/TVLSI.2002.801578","volume":"10","author":"A Morgenshtein","year":"2002","unstructured":"A. Morgenshtein, A. Fish, I. Wagner, Gate diffusion input (GDI): a power-efficient method for digital combinatorial circuits. IEEE Trans Very Large Scale Integr. (VLSI) Syst. 10, 566\u2013581 (2002). https:\/\/doi.org\/10.1109\/TVLSI.2002.801578","journal-title":"IEEE Trans Very Large Scale Integr. (VLSI) Syst."},{"key":"1997_CR23","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1016\/j.vlsi.2013.04.002","volume":"47","author":"A Morgenshtein","year":"2014","unstructured":"A. Morgenshtein, V. Yuzhaninov, A. Kovshilovsky, A. Fish, Full-swing gate diffusion input logic\u2014case-study of low-power CLA adder design. Integr. VLSI J. 47, 62\u201370 (2014). https:\/\/doi.org\/10.1016\/j.vlsi.2013.04.002","journal-title":"Integr. VLSI J."},{"key":"1997_CR24","doi-asserted-by":"crossref","unstructured":"K. Morita. Chapter 4, Reversible logic gates,. in Theory of Reversible Computing. Monographs in Theoretical Computer Science. An EATCS Series (Springer, Tokyo, 2017)","DOI":"10.1007\/978-4-431-56606-9"},{"key":"1997_CR25","doi-asserted-by":"publisher","first-page":"76662","DOI":"10.1109\/ACCESS.2021.3083507","volume":"9","author":"A Moustafa","year":"2021","unstructured":"A. Moustafa, A. Younes, Efficient synthesis of reversible circuits using quantum dot cellular automata. IEEE Access 9, 76662\u201376673 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3083507","journal-title":"IEEE Access"},{"issue":"9","key":"1997_CR26","doi-asserted-by":"publisher","first-page":"2306","DOI":"10.1109\/TMI.2021.3075856","volume":"40","author":"MJ Muckley","year":"2021","unstructured":"M.J. Muckley et al., Results of the 2020 fastMRI challenge for machine learning MR image reconstruction. IEEE Trans. Med. Imaging 40(9), 2306\u20132317 (2021). https:\/\/doi.org\/10.1109\/TMI.2021.3075856","journal-title":"IEEE Trans. Med. Imaging"},{"key":"1997_CR27","doi-asserted-by":"publisher","unstructured":"D.N. Mukherjee, S. Panda, B. Maji. Design of low power 12-bit magnitude comparator, in Devices for Integrated Circuit (DevIC) (2017), pp. 103\u2013109. https:\/\/doi.org\/10.1109\/DEVIC.2017.8073916","DOI":"10.1109\/DEVIC.2017.8073916"},{"issue":"3","key":"1997_CR28","doi-asserted-by":"publisher","first-page":"916","DOI":"10.1109\/TED.2016.2517446","volume":"63","author":"M Nabavi","year":"2016","unstructured":"M. Nabavi, F. Ramezankhani, M. Shams, Optimum pMOS-to-nMOS width ratio for efficient subthreshold CMOS circuits. IEEE Trans. Electron Devices 63(3), 916\u2013924 (2016). https:\/\/doi.org\/10.1109\/TED.2016.2517446","journal-title":"IEEE Trans. Electron Devices"},{"issue":"8","key":"1997_CR29","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 26(8), 1481\u20131493 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2820999","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"issue":"1","key":"1997_CR30","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1109\/TVLSI.2015.2393717","volume":"24","author":"T Nikoubin","year":"2016","unstructured":"T. Nikoubin, M. Grailoo, C. Li, Energy and area efficient three-input XOR\/XNORs with systematic cell design methodology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(1), 398\u2013402 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2393717","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1997_CR31","doi-asserted-by":"publisher","first-page":"183367","DOI":"10.1109\/ACCESS.2020.3029149","volume":"8","author":"S Raveendran","year":"2020","unstructured":"S. Raveendran, P.J. Edavoor, N.Y.B. Kumar, M.H. Vasantha, An approximate low-power lifting scheme using reversible logic. IEEE Access 8, 183367\u2013183377 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.3029149","journal-title":"IEEE Access"},{"key":"1997_CR32","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01459-x","author":"A Sadeghi","year":"2020","unstructured":"A. Sadeghi, N. Shiri, M. Rafiee, High-efficient, ultra-low-power and high-speed 4:2 compressor with a new full adder cell for bioelectronics applications. Circuits Syst. Signal Process. (2020). https:\/\/doi.org\/10.1007\/s00034-020-01459-x","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"1997_CR33","doi-asserted-by":"publisher","first-page":"3268","DOI":"10.1109\/TVLSI.2016.2540071","volume":"24","author":"Y Safaei-Mehrabani","year":"2016","unstructured":"Y. Safaei-Mehrabani, M. Eshghi, Noise and process variation tolerant, low-power, high-speed, and low-energy full adders in CNFET technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(11), 3268\u20133281 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2016.2540071","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"1997_CR34","doi-asserted-by":"publisher","first-page":"17500821-15","DOI":"10.1142\/S0218126617500827","volume":"26","author":"Y Safaei-Mehrabani","year":"2017","unstructured":"Y. Safaei-Mehrabani, R. Faghih-Mirzaee, Z. Zareei, S.M. Daryabari, A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. J. Circuits Syst. Comput. 26(5), 17500821\u201315 (2017). https:\/\/doi.org\/10.1142\/S0218126617500827","journal-title":"J. Circuits Syst. Comput."},{"key":"1997_CR35","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1016\/j.aeue.2018.12.015","volume":"99","author":"S Sayyah","year":"2018","unstructured":"S. Sayyah, M. Hossein Moaiyeri, M. Moghaddam, Sh. Hessabi, A low-power single-ended SRAM in FinFET technology. AEU Int. J. Electron. Commun. 99, 361\u2013368 (2018). https:\/\/doi.org\/10.1016\/j.aeue.2018.12.015","journal-title":"AEU Int. J. Electron. Commun."},{"key":"1997_CR36","doi-asserted-by":"publisher","unstructured":"G. Sharma, H. Arora, J. Chawla, J. Ramzai. Comparative analysis of a 2-bit magnitude comparator using various high performance techniques, in International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur (2015), pp. 0079\u20130083. https:\/\/doi.org\/10.1109\/ICCSP.2015.7322602","DOI":"10.1109\/ICCSP.2015.7322602"},{"key":"1997_CR37","doi-asserted-by":"publisher","unstructured":"V. Shekhawat, T. Sharma, K.G. Sharma. 2-Bit magnitude comparator using GDI technique, in International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014), Jaipur (2014), pp. 1\u20135. https:\/\/doi.org\/10.1109\/ICRAIE.2014.6909270","DOI":"10.1109\/ICRAIE.2014.6909270"},{"issue":"6","key":"1997_CR38","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"VV Shende","year":"2003","unstructured":"V.V. Shende, A.K. Prasad, I.L. Markov, J.P. Hayes, Synthesis of reversible logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(6), 710\u2013722 (2003). https:\/\/doi.org\/10.1109\/TCAD.2003.811448","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"1997_CR39","doi-asserted-by":"publisher","first-page":"591","DOI":"10.1002\/mrm.1910380414","volume":"38","author":"DK Sodickson","year":"1997","unstructured":"D.K. Sodickson, W.J. Manning, Simultaneous acquisition of spatial harmonics (SMASH): fast imaging with radiofrequency coil arrays. Magn. Res. Med. 38(4), 591\u2013603 (1997)","journal-title":"Magn. Res. Med."},{"key":"1997_CR40","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1136\/adc.83.1.82","volume":"83","author":"NH Strickland","year":"2000","unstructured":"N.H. Strickland, PACS (picture archiving and communication systems): filmless radiology. Arch. Dis. Childhood 83, 82\u201386 (2000). https:\/\/doi.org\/10.1136\/adc.83.1.82","journal-title":"Arch. Dis. Childhood"},{"key":"1997_CR41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2988353","author":"AGM Strollo","year":"2020","unstructured":"A.G.M. Strollo, E. Napoli, D. De Caro, N. Petra, G.D. Meo, Comparison and extension of approximate 42 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. (2020). https:\/\/doi.org\/10.1109\/TCSI.2020.2988353","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1997_CR42","doi-asserted-by":"publisher","first-page":"4280","DOI":"10.1007\/s00034-019-01063-8","volume":"38","author":"M Takbiri","year":"2019","unstructured":"M. Takbiri, R. Faghih Mirzaee, K. Navi, Analytical review of noise margin in MVL: clarification of a deceptive matter. Circuits Syst. Signal Process. 38, 4280\u20134301 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"1997_CR43","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1016\/j.icte.2019.07.001","volume":"6","author":"SD Thabah","year":"2020","unstructured":"S.D. Thabah, P. Saha, New design approaches of reversible BCD encoder using Peres and Feynman gates. ICT Express J. 6(1), 38\u201342 (2020). https:\/\/doi.org\/10.1016\/j.icte.2019.07.001","journal-title":"ICT Express J."},{"key":"1997_CR44","doi-asserted-by":"publisher","first-page":"1","DOI":"10.17485\/ijst\/2016\/v9i13\/78981","volume":"9","author":"S Tripathy","year":"2015","unstructured":"S. Tripathy, S.K. Mandal, BSh. Patro, L.B. Omprakash, Low power, high speed 8-bit magnitude comparator in 45nm technology for signal processing application. Indian J. Sci. Technol. 9, 1\u201310 (2015)","journal-title":"Indian J. Sci. Technol."},{"issue":"6","key":"1997_CR45","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1049\/ip-cdt:19982348","volume":"145","author":"C Wang","year":"1998","unstructured":"C. Wang, C. Wu, K. Tsai, 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEEE Proc. Comput. Digit. Tech. 145(6), 433\u2013436 (1998). https:\/\/doi.org\/10.1049\/ip-cdt:19982348","journal-title":"IEEE Proc. Comput. Digit. Tech."},{"key":"1997_CR46","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"N Weste","year":"2010","unstructured":"N. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. (Pearson, 2010)","edition":"4"},{"key":"1997_CR47","unstructured":"https:\/\/www.gehealthcare.com\/courses\/xeleris-workstation"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-01997-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-01997-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-01997-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T18:15:32Z","timestamp":1658513732000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-01997-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,30]]},"references-count":47,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["1997"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-01997-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,5,30]]},"assertion":[{"value":"18 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 May 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}