{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T03:31:33Z","timestamp":1773804693555,"version":"3.50.1"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104193"],"award-info":[{"award-number":["62104193"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674122"],"award-info":[{"award-number":["61674122"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1007\/s00034-022-02038-y","type":"journal-article","created":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T15:03:27Z","timestamp":1652799807000},"page":"5872-5894","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["High Energy Efficiency and Linearity Switching Scheme Without Reset Energy for SAR ADC"],"prefix":"10.1007","volume":"41","author":[{"given":"Xingyuan","family":"Tong","sequence":"first","affiliation":[]},{"given":"Shimei","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6888-5218","authenticated-orcid":false,"given":"Xin","family":"Xin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,5,17]]},"reference":[{"issue":"2","key":"2038_CR1","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1007\/s10470-017-1101-5","volume":"94","author":"SU Baek","year":"2018","unstructured":"S.U. Baek, K.Y. Lee, M. Lee, Energy-efficient switching scheme for SAR ADC using zero-energy dual capacitor switching. Analog Integr. Circ. Signal Process. 94(2), 317\u2013322 (2018)","journal-title":"Analog Integr. Circ. Signal Process."},{"key":"2038_CR2","doi-asserted-by":"crossref","unstructured":"L Chen, A Sanyal, J Ma et al. (2016) Comparator common-mode variation effects analysis and its application in SAR ADCs. In: IEEE International symposium on circuits and systems (ISCAS), Montreal, pp. 2014\u20132017","DOI":"10.1109\/ISCAS.2016.7538972"},{"key":"2038_CR3","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1007\/s10470-019-01536-5","volume":"101","author":"T Chen","year":"2019","unstructured":"T. Chen, J. Cai, X. Li et al., High-efficient two-step switching scheme for SAR ADC with dual-capacitive arrays and four-input comparator. Analog Integr. Circ. Signal Process. 101, 363\u2013373 (2019)","journal-title":"Analog Integr. Circ. Signal Process."},{"key":"2038_CR4","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1016\/j.mejo.2016.12.009","volume":"61","author":"AR Ghasemi","year":"2017","unstructured":"A.R. Ghasemi, M. Saberi, R. Lotfi, A low-power capacitor switching scheme with low common-mode voltage variation for successive approximation ADC. Microelectron. J. 61, 15\u201320 (2017)","journal-title":"Microelectron. J."},{"issue":"6","key":"2038_CR5","doi-asserted-by":"publisher","first-page":"1648","DOI":"10.1109\/JSSC.2019.2894998","volume":"54","author":"S Hsieh","year":"2019","unstructured":"S. Hsieh, C. Hsieh, 0.4-V 13-bit 270-kS\/s SAR-ISDM ADC with Opamp-Less Time-Domain integrator. IEEE J. Solid-State Circuits 54(6), 1648\u20131656 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2038_CR6","doi-asserted-by":"publisher","first-page":"3125","DOI":"10.1007\/s00034-020-01643-z","volume":"40","author":"M Hu","year":"2021","unstructured":"M. Hu, J. Jin, Y. Guo et al., A power-efficient SAR ADC with optimized timing-redistribution asynchronous SAR logic in 40-nm CMOS. Circuits. Syst. Signal Process. 40, 3125\u20133142 (2021)","journal-title":"Circuits. Syst. Signal Process."},{"issue":"2","key":"2038_CR7","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1049\/el.2016.3029","volume":"53","author":"Y Hu","year":"2016","unstructured":"Y. Hu, A. Liu, B. Li, Z. Wu, Closed-loop charge recycling switching scheme for SAR ADC. Electron. Lett. 53(2), 66\u201368 (2016)","journal-title":"Electron. Lett."},{"issue":"1","key":"2038_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/TCSI.2014.2349571","volume":"62","author":"J Lin","year":"2015","unstructured":"J. Lin, C. Hsieh, A 0.3-V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS. IEEE Trans. Circuits. Syst. I Regul. Pap. 62(1), 70\u201379 (2015)","journal-title":"IEEE Trans. Circuits. Syst. I Regul. Pap."},{"issue":"4","key":"2038_CR9","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","volume":"45","author":"CC Liu","year":"2010","unstructured":"C.C. Liu, S.J. Chang, G.Y. Huang, Y.Z. Lin, A 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits. 45(4), 731\u2013740 (2010)","journal-title":"IEEE J. Solid-State Circuits."},{"issue":"3","key":"2038_CR10","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1007\/s10470-018-1339-6","volume":"97","author":"S Liu","year":"2018","unstructured":"S. Liu, H. Han, R. Ding, Z. Zhu, Energy-efficient switching scheme for SAR ADC with only two reference voltages. Analog Integr. Circ. Signal Process. 97(3), 603\u2013613 (2018)","journal-title":"Analog Integr. Circ. Signal Process."},{"issue":"10","key":"2038_CR11","doi-asserted-by":"publisher","first-page":"1616","DOI":"10.1109\/TCSI.2016.2581177","volume":"63","author":"S Liu","year":"2016","unstructured":"S. Liu, Y. Shen, Z. Zhu, A 12-Bit 10 MS\/s SAR ADC with high linearity and energy-efficient switching. IEEE Trans. Circuits. Syst. I Regul. Pap. 63(10), 1616\u20131627 (2016)","journal-title":"IEEE Trans. Circuits. Syst. I Regul. Pap."},{"issue":"4","key":"2038_CR12","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/TCSI.2019.2949072","volume":"67","author":"J Luo","year":"2020","unstructured":"J. Luo, Y. Liu, J. Li et al., A low voltage and low power 10-bit Non-Binary 2b\/Cycle time and voltage based SAR ADC. IEEE Trans. Circuits. Syst. I Regul Pap. 67(4), 1136\u20131148 (2020)","journal-title":"IEEE Trans. Circuits. Syst. I Regul Pap."},{"issue":"3","key":"2038_CR13","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/JSSC.2019.2946215","volume":"55","author":"Y Shen","year":"2020","unstructured":"Y. Shen, X. Tang, L. Shen et al., A 10-bit 120-MS\/s SAR ADC with reference ripple cancellation technique. IEEE J. Solid-State. Circuits. 55(3), 680\u2013692 (2020)","journal-title":"IEEE J. Solid-State. Circuits."},{"issue":"12","key":"2038_CR14","doi-asserted-by":"publisher","first-page":"3248","DOI":"10.1109\/JSSC.2020.3020194","volume":"55","author":"X Tang","year":"2020","unstructured":"X. Tang, X. Yang, W. Zhao et al., 13.5-ENOB, 107-\u00b5W Noise-Shaping SAR ADC with PVT-Robust Closed-Loop dynamic amplifier. IEEE J. Solid-State. Circuits. 55(12), 3248\u20133258 (2020)","journal-title":"IEEE J. Solid-State. Circuits."},{"issue":"9","key":"2038_CR15","doi-asserted-by":"publisher","first-page":"3825","DOI":"10.1007\/s00034-016-0483-4","volume":"36","author":"X Tong","year":"2017","unstructured":"X. Tong, Y. Chen, Low-Power High-Linearity switching procedure for Charge-Redistribution SAR ADC. Circuits Syst. Signal Process. 36(9), 3825\u20133834 (2017)","journal-title":"Circuits Syst. Signal Process."},{"issue":"12","key":"2038_CR16","doi-asserted-by":"publisher","first-page":"5411","DOI":"10.1007\/s00034-019-01138-6","volume":"38","author":"X Tong","year":"2019","unstructured":"X. Tong, M. Song, Y. Chen, S. Dong, A 10-Bit 120-kS\/s SAR ADC without reset energy for biomedical electronics. Circuits Syst. Signal Process. 38(12), 5411\u20135425 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"2038_CR17","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1007\/s10470-016-0892-0","volume":"90","author":"A Wu","year":"2017","unstructured":"A. Wu, J. Wu, J. Huang, Energy-efficient switching scheme for ultra-low voltage SAR ADC. Analog Integr. Circ. Signal Process. 90(2), 507\u2013511 (2017)","journal-title":"Analog Integr. Circ. Signal Process."},{"issue":"3","key":"2038_CR18","doi-asserted-by":"publisher","first-page":"681","DOI":"10.1007\/s10470-016-0894-y","volume":"90","author":"L Xie","year":"2017","unstructured":"L. Xie, Y. Wang, J. Su et al., Switching scheme with 984% switching energy reduction and high accuracy for SAR ADCs. Analog Integr. Circ. Signal Process. 90(3), 681\u2013686 (2017)","journal-title":"Analog Integr. Circ. Signal Process."},{"key":"2038_CR19","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.mejo.2018.11.017","volume":"83","author":"X Xin","year":"2019","unstructured":"X. Xin, J. Cai, T. Chen, Q. Yang, A 04-V 10-bit 10-kS\/s SAR ADC in 018-\u00b5m CMOS for low energy wireless senor network chip. Microelectron. J. 83, 104\u2013116 (2019)","journal-title":"Microelectron. J."},{"issue":"8","key":"2038_CR20","doi-asserted-by":"publisher","first-page":"1575","DOI":"10.1109\/TVLSI.2021.3087660","volume":"29","author":"C Yang","year":"2021","unstructured":"C. Yang, E. Olieman, A. Litjes et al., An area-efficient SAR ADC with mismatch error shaping technique achieving 102-dB SFDR 90.2-dB SNDR over 20-kHz bandwidth. IEEE Trans. Very Large Scale Integr. Syst. 29(8), 1575\u20131585 (2021)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"2038_CR21","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/82.752910","volume":"46","author":"W Yu","year":"1999","unstructured":"W. Yu, S. Sen, B.H. Leung, Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series. IEEE Trans. Circuits Syst. II Express. Briefs. 46(2), 101\u2013113 (1999)","journal-title":"IEEE Trans. Circuits Syst. II Express. Briefs."},{"issue":"9","key":"2038_CR22","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1049\/el.2011.4001","volume":"48","author":"C Yuan","year":"2012","unstructured":"C. Yuan, Y. Lam, Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electron. Lett. 48(9), 482\u2013483 (2012)","journal-title":"Electron. Lett."},{"issue":"18","key":"2038_CR23","doi-asserted-by":"publisher","first-page":"1238","DOI":"10.1049\/el.2017.2186","volume":"53","author":"H Zhang","year":"2017","unstructured":"H. Zhang, H. Zhang, R. Zhang, Energy-efficient higher-side-reset-and-set switching scheme for SAR ADC. Electron. Lett. 53(18), 1238\u20131240 (2017)","journal-title":"Electron. Lett."},{"key":"2038_CR24","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1016\/j.mejo.2018.04.003","volume":"75","author":"Y Zhang","year":"2018","unstructured":"Y. Zhang, Y. Li, Z. Zhu, A charge-sharing switching scheme for SAR ADCs in biomedical applications. Microelectron. J. 75, 128\u2013136 (2018)","journal-title":"Microelectron. J."},{"issue":"6","key":"2038_CR25","doi-asserted-by":"publisher","first-page":"1111","DOI":"10.1109\/JSSC.2010.2048498","volume":"45","author":"Y Zhu","year":"2010","unstructured":"Y. Zhu, C.H. Chan, U.F. Chio et al., A 10-bit 100-MS\/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circuits. 45(6), 1111\u20131121 (2010)","journal-title":"IEEE J. Solid-State Circuits."},{"issue":"3","key":"2038_CR26","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1109\/TCSI.2014.2377431","volume":"62","author":"Z Zhu","year":"2015","unstructured":"Z. Zhu, Z. Qiu, M. Liu et al., A 6-to-10-bit 05 V-to-09 V reconfigurable 2 MS\/s power scalable SAR ADC in 018-\u00b5m CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 62(3), 689\u2013696 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02038-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02038-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02038-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T08:08:13Z","timestamp":1660032493000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02038-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":26,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2022,10]]}},"alternative-id":["2038"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02038-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,17]]},"assertion":[{"value":"29 November 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 April 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 April 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 May 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}