{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T19:00:18Z","timestamp":1773514818095,"version":"3.50.1"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T00:00:00Z","timestamp":1658966400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T00:00:00Z","timestamp":1658966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61904133"],"award-info":[{"award-number":["61904133"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090040"],"award-info":[{"award-number":["62090040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62021004"],"award-info":[{"award-number":["62021004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61961160703"],"award-info":[{"award-number":["61961160703"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s00034-022-02109-0","type":"journal-article","created":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T19:20:25Z","timestamp":1659036025000},"page":"6632-6650","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Analysis and Design of a High-Bandwidth Front-End Sampler for Time-Interleaved ADCs"],"prefix":"10.1007","volume":"41","author":[{"given":"Jiale","family":"Ding","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukai","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9913-4644","authenticated-orcid":false,"given":"Dengquan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,7,28]]},"reference":[{"key":"2109_CR1","doi-asserted-by":"crossref","unstructured":"Y. Feng, H. Deng, Q. Fan, R. Zhang, P. Bikkina, J. Chen, A 6-b 20-GS\/s 2-way time-interleaved flash ADC with automatic comparator offset calibration in 28-nm FDSOI. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1\u20134 (2020)","DOI":"10.1109\/ISCAS45731.2020.9180695"},{"issue":"6","key":"2109_CR2","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/JSSC.2017.2682839","volume":"52","author":"H Huang","year":"2017","unstructured":"H. Huang, L. Du, Y. Chiu, A 1.2-GS\/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer. IEEE J. Solid-State Circuits. 52(6), 1551\u20131562 (2017)","journal-title":"IEEE J. Solid-State Circuits."},{"key":"2109_CR3","unstructured":"IEEE Standard for Ethernet - Amendment 10: Media Access Control Parameters, Physical Layers, and Management Parameters for 200 Gb\/s and 400 Gb\/s Operation. IEEE Std 802.3bs-2017. 1\u2013372 (2017)"},{"key":"2109_CR4","doi-asserted-by":"crossref","unstructured":"Y.C. Jeng , Digital spectra of non-uniformly sampled signals: theories and applications. I. Fundamentals and high speed waveform digitizers. In 1988 IMTC-88 5th IEEE Instrumentation and Measurement Technology Conference. pp. 391\u2013398 (1988)","DOI":"10.1109\/IMTC.1988.10889"},{"issue":"3","key":"2109_CR5","doi-asserted-by":"publisher","first-page":"636","DOI":"10.1109\/JSSC.2016.2519397","volume":"51","author":"L Kull","year":"2016","unstructured":"L. Kull, J. Pliva, T. Toifl, M. Schmatz, P.A. Francese, C. Menolfi et al., Implementation of low-power 6\u20138 b 30\u201390 GS\/s time-interleaved ADCs with optimized input bandwidth in 32 nm CMOS. IEEE J. Solid-State Circuits 51(3), 636\u2013648 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2109_CR6","doi-asserted-by":"crossref","unstructured":"L. Kull, T. Toifl, M. Schmatz, P.A. Francese, C. Menolfi, M. Braendli, et al., 22.1 A 90GS\/s 8b 667mW 64\u00d7 interleaved SAR ADC in 32nm digital SOI CMOS. In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). pp. 378\u2013379 (2014)","DOI":"10.1109\/ISSCC.2014.6757477"},{"issue":"6","key":"2109_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1142\/S0218126615500930","volume":"24","author":"D Li","year":"2015","unstructured":"D. Li , L. Zhang, Z. Zhu, Y. Yang, An 8-bit 0.333-2 GS\/s configurable time-interleaved SAR ADC in 65-nm CMOS. J. Circuits Syst. Comput. 24(6), 1\u201314 (2015)","journal-title":"J. Circuits Syst. Comput."},{"issue":"1","key":"2109_CR8","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/TCSII.2018.2828649","volume":"66","author":"D Li","year":"2019","unstructured":"D. Li, Z. Zhu, R. Ding, M. Liu, Y. Yang, N. Sun, A 10-bit 600-MS\/s time-interleaved SAR ADC with interpolation-based timing skew calibration. IEEE Trans. Circuits Syst. II Express Briefs 66(1), 16\u201320 (2019)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"11","key":"2109_CR9","doi-asserted-by":"publisher","first-page":"3051","DOI":"10.1109\/JSSC.2020.3011753","volume":"55","author":"D Li","year":"2020","unstructured":"D. Li, Z. Zhu, J. Liu, H. Zhuang, Y. Yang, N. Sun, A 7-bit 900-MS\/s 2-then-3-bit\/cycle SAR ADC with background offset calibration. IEEE J. Solid-State Circuits 55(11), 3051\u20133063 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2109_CR10","doi-asserted-by":"crossref","unstructured":"S. Ma, J. Wang, H. Yu, J. Ren, A 32.5-GS\/s Two-channel time-interleaved cmos sampler with switched-source follower based track-and-hold amplifier. In 2014 IEEE MTT-S International Microwave Symposium (IMS2014). pp. 1\u20133 (2014)","DOI":"10.1109\/MWSYM.2014.6848369"},{"issue":"11","key":"2109_CR11","doi-asserted-by":"publisher","first-page":"2692","DOI":"10.1109\/JSSC.2015.2472642","volume":"50","author":"KN Madsen","year":"2015","unstructured":"K.N. Madsen, T.D. Gathman, S. Daneshgar, T.C. Oh, J.C. Li, J.F. Buckwalter, A. High-Linearity, 30 GS\/s track-and-hold amplifier and time interleaved sample-and-hold in an InP-on-CMOS process. IEEE J. Solid-State Circuits 50(11), 2692\u20132702 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2109_CR12","doi-asserted-by":"crossref","unstructured":"A.D. Pasquo, C. Nani, E. Monaco, L. Fanucci, A high linearity driver with embedded interleaved track-and-hold array for high-speed ADC. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1\u20135 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401618"},{"issue":"3","key":"2109_CR13","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1109\/JSSC.2018.2884352","volume":"54","author":"K Sun","year":"2019","unstructured":"K. Sun, G. Wang, Q. Zhang, S. Elahmadi, P. Gui, A 56-GS\/s 8-bit time-interleaved ADC With ENOB and BW enhancement techniques in 28-nm CMOS. IEEE J. Solid-State Circuits 54(3), 821\u2013833 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"2109_CR14","doi-asserted-by":"publisher","first-page":"2611","DOI":"10.1109\/JSSC.2021.3100677","volume":"56","author":"P Thomas","year":"2021","unstructured":"P. Thomas, T. Tannert, M. Gr\u00f6zing, M. Berroth, Q. Hu, F. Buchali, 1-to-4 analog demultiplexer with up to 128 GS\/s for interleaving of bandwidth-limited digitizers in wireline and optical receivers. IEEE J. Solid-State Circuits 56(9), 2611\u20132623 (2021)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2109_CR15","doi-asserted-by":"crossref","unstructured":"P. Thomas, M. Gr\u00f6zing, M. Berroth, 64-GS\/s 6-bit track-and-hold circuit with more than 61 GHz bandwidth at 1.0 Vpp input voltage swing in 90-nm SiGe BiCMOS technology. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1\u20134 (2021)","DOI":"10.1109\/ISCAS51556.2021.9401211"},{"issue":"3","key":"2109_CR16","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/TCSII.2015.2503579","volume":"63","author":"G Tretter","year":"2016","unstructured":"G. Tretter, D. Fritsche, M.M. Khafaji, C. Carta, F. Ellinger, A 55-GHz-bandwidth track-and-hold amplifier in 28-nm low-power CMOS. IEEE Trans. Circuits Syst. II Express Briefs 63(3), 229\u2013233 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2109_CR17","doi-asserted-by":"crossref","unstructured":"L. Wu , M. Weizel, J.C. Scheytt, Above 60 GHz Bandwidth 10 GS\/s sampling rate track-and-hold amplifier in 130 nm SiGe BiCMOS technology. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1\u20134 (2020)","DOI":"10.1109\/ISCAS45731.2020.9180947"},{"issue":"2","key":"2109_CR18","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/JSSC.2020.3017229","volume":"56","author":"IM Yi","year":"2021","unstructured":"I.M. Yi , N. Miura, H. Fukuyama, H. Nosaka, A 15.1-mW 6-GS\/s 6-bit single-channel flash ADC with selectively activated 8\u00d7 time-domain latch interpolation. IEEE J. Solid-State Circuits. 56(2), 455\u2013464 (2021)","journal-title":"IEEE J. Solid-State Circuits."},{"key":"2109_CR19","doi-asserted-by":"crossref","unstructured":"A. Zandieh, P. Schvan, S.P. Voinigescu, A 2x-oversampling, 128-GS\/s 5-bit Flash ADC for 64-GBaud applications. In 2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS). pp. 52\u201355 (2018)","DOI":"10.1109\/BCICTS.2018.8550990"},{"issue":"08","key":"2109_CR20","doi-asserted-by":"publisher","first-page":"2150143","DOI":"10.1142\/S0218126621501437","volume":"30","author":"L Zhao","year":"2021","unstructured":"L. Zhao, D. Li, H. Mao, R. Ding, Z. Zhu, A 32-GS\/s front-end sampling circuit achieving > 39 dB SNDR for time-interleaved ADCs in 65-nm CMOS. J. Circuits Syst. Comput. 30(08), 2150143 (2021)","journal-title":"J. Circuits Syst. Comput."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02109-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02109-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02109-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T03:33:59Z","timestamp":1727667239000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02109-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,28]]},"references-count":20,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["2109"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02109-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,28]]},"assertion":[{"value":"25 October 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 June 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 July 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}