{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:53Z","timestamp":1740135773264,"version":"3.37.3"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2022,8,6]],"date-time":"2022-08-06T00:00:00Z","timestamp":1659744000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,8,6]],"date-time":"2022-08-06T00:00:00Z","timestamp":1659744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s00034-022-02121-4","type":"journal-article","created":{"date-parts":[[2022,8,6]],"date-time":"2022-08-06T08:02:37Z","timestamp":1659772957000},"page":"6694-6708","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Residue Amplifier with 85\u00a0dB DC Gain and 15\u00a0GHz Closed-Loop Bandwidth for 14-Bit 3GSPS Pipeline ADC"],"prefix":"10.1007","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5629-4667","authenticated-orcid":false,"given":"Cece","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weixin","family":"Gai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanfu","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yafei","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tieliang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,8,6]]},"reference":[{"key":"2121_CR1","unstructured":"A. M. A. Ali, \"High Speed Data Converters,\" pp. 262\u2013269, 289\u2013291, IET (2016)."},{"issue":"8","key":"2121_CR2","doi-asserted-by":"publisher","first-page":"1846","DOI":"10.1109\/JSSC.2006.875291","volume":"41","author":"AMA Ali","year":"2006","unstructured":"A.M.A. Ali et al., A 14-bit 125 MS\/s IF\/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter. IEEE J. Solid-State Circuits 41(8), 1846\u20131855 (2006). https:\/\/doi.org\/10.1109\/JSSC.2006.875291","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"2121_CR3","doi-asserted-by":"publisher","first-page":"3210","DOI":"10.1109\/JSSC.2020.3023882","volume":"55","author":"AMA Ali","year":"2020","unstructured":"A.M.A. Ali et al., A 12-b 18-GS\/s RF sampling ADC with an integrated wideband track-and-hold amplifier and background calibration. IEEE J. Solid-State Circuits 55(12), 3210\u20133224 (2020). https:\/\/doi.org\/10.1109\/JSSC.2020.3023882","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"2121_CR4","doi-asserted-by":"publisher","first-page":"2602","DOI":"10.1109\/JSSC.2010.2073194","volume":"45","author":"AMA Ali","year":"2010","unstructured":"A.M.A. Ali et al., A 16-bit 250-MS\/s IF sampling pipelined ADC with background calibration. IEEE J. Solid-State Circuits 45(12), 2602\u20132612 (2010). https:\/\/doi.org\/10.1109\/JSSC.2010.2073194","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2121_CR5","unstructured":"A. M. A. Ali et al., \"A 14-bit 2.5GS\/s and 5GS\/s RF Sampling ADC with Background Calibration and Dither,\" presented at the 2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016."},{"key":"2121_CR6","doi-asserted-by":"crossref","unstructured":"Aurangozeb, F. Aryanfar, and M. Hossain, \"A Quad Channel 11-bit 1 GS\/s 40 mW Collaborative ADC based Enabling Digital Beamforming for 5G Wireless,\" presented at the 2017 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2017.","DOI":"10.1109\/RFIC.2017.7969032"},{"key":"2121_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ISCAS.2018.8351346","volume":"2018","author":"J Basu","year":"2018","unstructured":"J. Basu, P. Mandal, Effect of switched-capacitor cmfb on the gain of fully differential op-amp for design of integrators. IEEE International Symposium on Circuits and Systems (ISCAS) 2018, 1\u20135 (2018). https:\/\/doi.org\/10.1109\/ISCAS.2018.8351346","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"2121_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ISDCS52006.2021.9397898","volume":"2021","author":"U Basumata","year":"2021","unstructured":"U. Basumata, A. Mondal, S. Das, H. Rahaman, \u201cDesign of Two-Stage Fully-Differential Driver in SAR ADC with Indirect Feedback Compensation Technique,\u201d in, International Symposium on Devices. Circuits and Systems (ISDCS) 2021, 1\u20135 (2021). https:\/\/doi.org\/10.1109\/ISDCS52006.2021.9397898","journal-title":"Circuits and Systems (ISDCS)"},{"key":"2121_CR9","doi-asserted-by":"publisher","unstructured":"B. P. Brandt and J. Lutsky, \"A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist,\" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, no. 12, pp. 1788\u20131795, 1999 DEC 1999.https:\/\/doi.org\/10.1109\/4.808903","DOI":"10.1109\/4.808903"},{"issue":"1","key":"2121_CR10","doi-asserted-by":"publisher","first-page":"325","DOI":"10.1007\/s10470-014-0389-7","volume":"81","author":"H Fan","year":"2014","unstructured":"H. Fan, A 12-bit 100 MS\/s pipelined SAR ADC with addition-only digital error correction. Analog Integrated Circuits Signal Process. 81(1), 325\u2013339 (2014). https:\/\/doi.org\/10.1007\/s10470-014-0389-7","journal-title":"Analog Integrated Circuits Signal Process."},{"issue":"8","key":"2121_CR11","doi-asserted-by":"publisher","first-page":"2295","DOI":"10.1109\/JSSC.2020.3044089","volume":"56","author":"R Garg","year":"2021","unstructured":"R. Garg et al., A 28-GHz beam-space MIMO RX with spatial filtering and frequency-division multiplexing-based single-wire IF interface. IEEE J. Solid-State Circuits 56(8), 2295\u20132307 (2021). https:\/\/doi.org\/10.1109\/JSSC.2020.3044089","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"2121_CR12","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TCOM.1987.1096814","volume":"35","author":"R Gray","year":"1987","unstructured":"R. Gray, Oversampled sigma-delta modulation. IEEE Trans. Commun. 35(5), 481\u2013489 (1987). https:\/\/doi.org\/10.1109\/TCOM.1987.1096814","journal-title":"IEEE Trans. Commun."},{"key":"2121_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ECCTD.2015.7300114","volume":"2015","author":"P Harikumar","year":"2015","unstructured":"P. Harikumar, J.J. Wikner, A. Alvandpour, A fully-differential OTA in 28 nm UTBB FDSOI CMOS for PGA applications. European Conference on Circuit Theory and Design (ECCTD) 2015, 1\u20134 (2015). https:\/\/doi.org\/10.1109\/ECCTD.2015.7300114","journal-title":"European Conference on Circuit Theory and Design (ECCTD)"},{"issue":"3","key":"2121_CR14","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/4.748185","volume":"34","author":"N Hiok-Tiaq","year":"1999","unstructured":"N. Hiok-Tiaq, R.M. Ziazadeh, D.J. Allstot, A multistage amplifier technique with embedded frequency compensation. IEEE J. Solid-State Circuits 34(3), 339\u2013347 (1999). https:\/\/doi.org\/10.1109\/4.748185","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"2121_CR15","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1109\/4.823447","volume":"35","author":"L Ka Nang","year":"2000","unstructured":"L. Ka Nang, P.K.T. Mok, K. Wing-Hung, J.K.O. Sin, Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J. Solid-State Circuits 35(2), 221\u2013230 (2000). https:\/\/doi.org\/10.1109\/4.823447","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"2121_CR16","doi-asserted-by":"publisher","first-page":"1207","DOI":"10.1109\/4.261994","volume":"28","author":"AN Karanicolas","year":"1993","unstructured":"A.N. Karanicolas, H.S. Lee, K.L. Bacrania, A 15-B 1-MSAMPLE\/S digitally self-calibrated pipeline ADC. IEEE J. Solid-State Circuits 28(12), 1207\u20131215 (1993). https:\/\/doi.org\/10.1109\/4.261994","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2121_CR17","doi-asserted-by":"crossref","unstructured":"M. Kashmiri, B. Behroozpour, V. Petkov, K. Wojciechowski, C. Lang, and Ieee, \"A 4GS\/s 80dB DR Current-Domain Analog Front-End for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive LiDAR,\" presented at the 2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020.","DOI":"10.1109\/ISSCC19947.2020.9062993"},{"issue":"7","key":"2121_CR18","doi-asserted-by":"publisher","first-page":"2132","DOI":"10.1109\/JSSC.2021.3059909","volume":"56","author":"H-J Kim","year":"2021","unstructured":"H.-J. Kim, 11-bit column-parallel single-slope ADC with first-step half-reference ramping scheme for high-speed CMOS image sensors. IEEE J. Solid-State Circuits 56(7), 2132\u20132141 (2021). https:\/\/doi.org\/10.1109\/JSSC.2021.3059909","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"2121_CR19","doi-asserted-by":"publisher","first-page":"859","DOI":"10.1109\/JSSC.2011.2108133","volume":"46","author":"CC Lee","year":"2011","unstructured":"C.C. Lee, M.P. Flynn, A SAR-assisted two-stage pipeline ADC. IEEE J. Solid-State Circuits 46(4), 859\u2013869 (2011). https:\/\/doi.org\/10.1109\/JSSC.2011.2108133","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"2121_CR20","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/82.554434","volume":"44","author":"UK Moon","year":"1997","unstructured":"U.K. Moon, B.S. Song, Background digital calibration techniques for pipelined ADC\u2019s. IEEE Trans. Circuits Syst. II-Analog Digit. Signal Process. 44(2), 102\u2013109 (1997). https:\/\/doi.org\/10.1109\/82.554434","journal-title":"IEEE Trans. Circuits Syst. II-Analog Digit. Signal Process."},{"key":"2121_CR21","doi-asserted-by":"publisher","unstructured":"S. Padma, S. Das, S. Sen, and C. D. Parikh, \"High Performance Operational Amplifier with 90dB Gain in SCL 180nm Technology,\" in 2020 24th International Symposium on VLSI Design and Test (VDAT), 2020, pp. 1\u20135.https:\/\/doi.org\/10.1109\/VDAT50263.2020.9190288","DOI":"10.1109\/VDAT50263.2020.9190288"},{"issue":"3","key":"2121_CR22","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/TCSII.2021.3116591","volume":"69","author":"J Wei","year":"2022","unstructured":"J. Wei, C. Zhang, M. Liu, A 11-Bit 1-GS\/s 14.9\u00a0mW hybrid voltage-time pipelined ADC with gain error calibration. IEEE Trans. Circuits Syst. II Express Briefs 69(3), 799\u2013803 (2022). https:\/\/doi.org\/10.1109\/TCSII.2021.3116591","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02121-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02121-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02121-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,20]],"date-time":"2022-10-20T18:19:21Z","timestamp":1666289961000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02121-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,6]]},"references-count":22,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["2121"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02121-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,8,6]]},"assertion":[{"value":"15 January 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 July 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 July 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 August 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no relevant financial or non-financial interests to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interests"}}]}}