{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T09:32:26Z","timestamp":1768987946614,"version":"3.49.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,8,19]],"date-time":"2022-08-19T00:00:00Z","timestamp":1660867200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,8,19]],"date-time":"2022-08-19T00:00:00Z","timestamp":1660867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["202006960020"],"award-info":[{"award-number":["202006960020"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1007\/s00034-022-02151-y","type":"journal-article","created":{"date-parts":[[2022,8,19]],"date-time":"2022-08-19T16:03:10Z","timestamp":1660924990000},"page":"130-146","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Analysis and Design of a Delay-Locked Loop with Multiple Radiation-hardened Techniques"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5874-1712","authenticated-orcid":false,"given":"Yushi","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yiqi","family":"Zhuang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,8,19]]},"reference":[{"key":"2151_CR1","doi-asserted-by":"crossref","unstructured":"S. Dong, X. Tong, L. Liu, A. Yang, R. Li, A gain & bandwidth reprogrammable neural recording amplifier with leakage reduction switches. 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), 1\u20133 (2019)","DOI":"10.1109\/EDSSC.2019.8753918"},{"key":"2151_CR2","doi-asserted-by":"crossref","unstructured":"Y. Feng, Q. Fan, Y. Tang, Z. Zuo, J. Chen, A radiation-tolerant DLL with fine resolution and duty cycle corrector for memory interface. IEEE DCAS, 1\u20135 (2016)","DOI":"10.1109\/DCAS.2016.7791129"},{"key":"2151_CR3","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/TVLSI.2011.2106170","volume":"20","author":"S Hoyos","year":"2015","unstructured":"S. Hoyos, C.W. Tsang, J. Vanderhaegen, Y. Chiu, Y. Aibara, H. Khorramabadi, B. Nikolic, A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 split-control, fast coarse locking digital DLL in 01.3 um CMOS. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20, 564\u2013568 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2151_CR4","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","volume":"51","author":"M-H Hsieh","year":"2016","unstructured":"M.-H. Hsieh, L.-H. Chen, S.-I. Liu, C. Chung-Ping Chen, A 6.7 MHz to 1.24 GHz 00318 mm2 fast-locking all-digital DLL using phase-tracing delay unit in 90 nm CMOS. IEEE J. Solid-State Circuits. 51, 412\u2013426 (2016)","journal-title":"IEEE J. Solid-State Circuits.Liu"},{"key":"2151_CR5","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1109\/TVLSI.2013.2252473","volume":"22","author":"H-W Lee","year":"2014","unstructured":"H.-W. Lee, C. Kim, Survey and analysis of delay-locked loops used in DRAM interfaces. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22, 701\u2013711 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2151_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.microrel.2021.114149","volume":"121","author":"Y Li","year":"2021","unstructured":"Y. Li, Y. Guo, C. He, J. Liu, Y. Li, P. Li, Simulation studies on the transient dose rate effect of analog delay locked loops. Microelectron. Reliab. 121, 1\u201311 (2021)","journal-title":"Microelectron. Reliab."},{"key":"2151_CR7","first-page":"3634","volume":"57","author":"P Maillard","year":"2010","unstructured":"P. Maillard et al., An RHBD technique to mitigate missing pulses in delay locked loops. IEEE Trans. Nucl. Sci. 57, 3634\u20133639 (2010)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2151_CR8","doi-asserted-by":"publisher","first-page":"4387","DOI":"10.1109\/TNS.2013.2288103","volume":"60","author":"P Maillard","year":"2013","unstructured":"P. Maillard et al., A new error correction circuit for delay locked loops. IEEE Trans. Nucl. Sci. 60, 4387\u20134393 (2013)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2151_CR9","first-page":"675","volume":"5","author":"P Maillard","year":"2011","unstructured":"P. Maillard, W. Timothy Holman, T. Daniel Loveless, L.W. Massengill, A radiation-hardened delay-locked loop (DLL) utilizing a differential delay line topology. IEEE RADECS 5, 675\u2013682 (2011)","journal-title":"IEEE RADECS"},{"key":"2151_CR10","doi-asserted-by":"publisher","first-page":"548","DOI":"10.1109\/LMWC.2019.2921718","volume":"29","author":"S Park","year":"2019","unstructured":"S. Park, J. Kim, C. Hwang, H. Park, S. Yoo, T. Seong, J. Choi, A 01\u201315-GHz wide harmonic-locking-free delay-locked loop using an exponential DAC. IEEE Microw. Wireless Compon. Lett. 29, 548\u2013550 (2019)","journal-title":"IEEE Microw. Wireless Compon. Lett."},{"key":"2151_CR11","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1080\/02564602.2016.1184106","volume":"34","author":"KR Pasupathy","year":"2017","unstructured":"K.R. Pasupathy, B. Bindu, A review on circuit simulation techniques of single-event transients and their propagation in delay locked loop. IETE Tech. Rev. 34, 276\u2013285 (2017)","journal-title":"IETE Tech. Rev."},{"key":"2151_CR12","first-page":"806","volume":"67","author":"SU Rehman","year":"2020","unstructured":"S.U. Rehman et al., A 0.2\u20131.3 ns range delay-control scheme for a 25 Gb\/s data-receiver using a replica delay-line-based delay-locked-loop in 45-nm CMOS. IEEE Trans. Circuits Syst. II Exp. Briefs 67, 806\u2013810 (2020)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"2151_CR13","doi-asserted-by":"publisher","first-page":"1860","DOI":"10.1109\/TCSI.2011.2180453","volume":"59","author":"K Ryu","year":"2012","unstructured":"K. Ryu, D.-H. Jung, S.-O. Jung, A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator. IEEE Trans. Circuits Syst. I: Reg. Papers 59, 1860\u20131870 (2012)","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Papers"},{"key":"2151_CR14","first-page":"3626","volume":"57","author":"R Sengupta","year":"2010","unstructured":"R. Sengupta, B. Vermeire, L.T. Clark, B. Bakkaloglu, A 133 MHz radiation-hardened delay-locked loop. IEEE Trans. Nucl. Sci. 57, 3626\u20133633 (2010)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2151_CR15","first-page":"1496","volume":"56","author":"S Yang","year":"2013","unstructured":"S. Yang, D. Huang, X. Wen, L. Chen, J. Chen, A radiation-hardened DLL with fine resolution and DCC for DDR2 memory interface in 0.13 um CMOS. IEEE ISCAS 56, 1496\u20131499 (2013)","journal-title":"IEEE ISCAS"},{"key":"2151_CR16","doi-asserted-by":"crossref","unstructured":"Z. Zhenyu et al., A single-event transient hardened phase-locked loop in 0.18 \u03bcm CMOS process. IEEE ASICON, 284\u2013287 (2009)","DOI":"10.1109\/ASICON.2009.5351458"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02151-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02151-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02151-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T05:21:30Z","timestamp":1672809690000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02151-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,19]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,1]]}},"alternative-id":["2151"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02151-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8,19]]},"assertion":[{"value":"21 January 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 August 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 August 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 August 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}