{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:30:46Z","timestamp":1761921046994},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,9,4]],"date-time":"2022-09-04T00:00:00Z","timestamp":1662249600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,9,4]],"date-time":"2022-09-04T00:00:00Z","timestamp":1662249600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1007\/s00034-022-02159-4","type":"journal-article","created":{"date-parts":[[2022,9,4]],"date-time":"2022-09-04T13:02:31Z","timestamp":1662296551000},"page":"801-827","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["PHetDP: A Placement Algorithm for Heterogeneous FPGAs with Delayed Packing"],"prefix":"10.1007","volume":"42","author":[{"given":"Sharbani","family":"Purkayastha","sequence":"first","affiliation":[]},{"given":"Shyamapada","family":"Mukherjee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,9,4]]},"reference":[{"issue":"5","key":"2159_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3233244","volume":"23","author":"Z Abuowaimer","year":"2018","unstructured":"Z. Abuowaimer, D. Maarouf, T. Martin, J. Foxcroft, G. Gr\u00e9wal, S. Areibi, A. Vannelli, GPlace 3.0: Routability-driven analytic placer for UltraScale FPGA architectures. ACM Trans. Design Automation Electr. Syst. 23(5), 1\u201333 (2018). https:\/\/doi.org\/10.1145\/3233244","journal-title":"ACM Trans. Design Automation Electr. Syst."},{"key":"2159_CR2","doi-asserted-by":"crossref","unstructured":"A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, P. H. Madden, Fractional cut: improved Recursive Bisection Placement. In Proceedings of the 2003 IEEE\/ACM international conference on Computer-aided Design, IEEE Computer Society, 307\u2013310 (2003). https:\/\/doi.org\/10.1109\/ICCAD.2003.1257685","DOI":"10.1109\/ICCAD.2003.1257685"},{"key":"2159_CR3","doi-asserted-by":"crossref","unstructured":"A. Alhyari, A. Shamli, Z. Abuwaimer, S. Areibi, G. Grewal, A Deep Learning Framework to Predict Routability for FPGA Circuit Placement. 29th International Conference on Field Programmable Logic and Applications (FPL), 334\u2013341 (2019). https:\/\/doi.org\/10.1109\/FPL.2019.00060","DOI":"10.1109\/FPL.2019.00060"},{"issue":"9","key":"2159_CR4","doi-asserted-by":"publisher","first-page":"1607","DOI":"10.1109\/TCAD.2008.927674","volume":"27","author":"U Brenner","year":"2008","unstructured":"U. Brenner, M. Struzyna, J. Vygen, BonnPlace: Placement of leading-edge chips by advanced combinatorial algorithms. In IEEE Trans. Computer-Aided Design Integrated Circuits Syst 27(9), 1607\u20131620 (2008). https:\/\/doi.org\/10.1109\/TCAD.2008.927674","journal-title":"In IEEE Trans. Computer-Aided Design Integrated Circuits Syst"},{"issue":"4","key":"2159_CR5","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/TCAD.2003.809662","volume":"22","author":"U Brenner","year":"2003","unstructured":"U. Brenner, A. Rohe, An effective congestion-driven placement framework. In IEEE Trans Computer-Aided Design Integr Circuits Syst 22(4), 387\u2013394 (2003). https:\/\/doi.org\/10.1109\/TCAD.2003.809662","journal-title":"In IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"2159_CR6","doi-asserted-by":"crossref","unstructured":"W. T. J. Chan, Y. Du, A. B. Kahng, S. Nath, K. Samadi, BEOL Stack-aware Routability Prediction from Placement using Data Mining Techniques. IEEE 34th International Conference on Computer Design (ICCD), 41\u201348 (2016). https:\/\/doi.org\/10.1109\/ICCD.2016.7753259","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"2159_CR7","doi-asserted-by":"crossref","unstructured":"W.-T. J. Chan, P.-H. Ho, A. B. Kahng, P. Saxena, Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning. In Proceedings of the 2017 ACM on International Symposium on Physical Design (ISPD \u201917). Association for Computing Machinery, 15\u201321 (2017). https:\/\/doi.org\/10.1145\/3036669.3036681","DOI":"10.1145\/3036669.3036681"},{"issue":"7","key":"2159_CR8","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/TCAD.2008.923063","volume":"27","author":"T Chen","year":"2008","unstructured":"T. Chen, Z. Jiang, T. Hsu, H. Chen, Y. Chang, NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 27(7), 1228\u20131240 (2008). https:\/\/doi.org\/10.1109\/TCAD.2008.923063","journal-title":"IEEE Trans. Computer-Aided Design Integr. Circuits Syst."},{"issue":"10","key":"2159_CR9","doi-asserted-by":"publisher","first-page":"2022","DOI":"10.1109\/TCAD.2017.2778058","volume":"37","author":"G Chen","year":"2018","unstructured":"G. Chen, C.-W. Pui, W.-K. Chow, K.-C. Lam, J. Kuang, E.F.Y. Young, B. Yu, Ripplefpga: Routability-driven simultaneous packing and placement for modern FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(10), 2022\u20132035 (2018). https:\/\/doi.org\/10.1109\/TCAD.2017.2778058","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2159_CR10","doi-asserted-by":"crossref","unstructured":"S. Chou, M.-K. Hsu, Yao-Wen Chang, Structure-aware placement for datapath-intensive circuit designs. In Proceedings of the 49th Annual Design Automation Conference (DAC \u201912). Association for Computing Machinery, 762\u2013767 (2012). https:\/\/doi.org\/10.1145\/2228360.2228498","DOI":"10.1145\/2228360.2228498"},{"key":"2159_CR11","doi-asserted-by":"crossref","unstructured":"M. Gort, J. H. Anderson, Analytical placement for heterogeneous FPGAs. 22nd International Conference on Field Programmable Logic and Applications (FPL), 143\u2013150 (2012). https:\/\/doi.org\/10.1109\/FPL.2012.6339278","DOI":"10.1109\/FPL.2012.6339278"},{"key":"2159_CR12","doi-asserted-by":"crossref","unstructured":"X. He et al., Ripple 2.0: High quality routability-driven placement via global router integration. 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 1\u20136 (2013). https:\/\/doi.org\/10.1145\/2463209.2488922","DOI":"10.1145\/2463209.2488922"},{"issue":"1","key":"2159_CR13","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/TCAD.2011.2170567","volume":"31","author":"M Kim","year":"2012","unstructured":"M. Kim, D. Lee, I.L. Markov, SimPL: An effective placement algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(1), 50\u201360 (2012). https:\/\/doi.org\/10.1109\/TCAD.2011.2170567","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"2159_CR14","doi-asserted-by":"publisher","first-page":"869","DOI":"10.1145\/2966986.2980083","volume":"37","author":"W Li","year":"2018","unstructured":"W. Li, S. Dhar, D.Z. Pan, UTPlaceF: A Routability-Driven FPGA placer with physical and congestion aware packing. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 37(4), 869\u2013882 (2018). https:\/\/doi.org\/10.1145\/2966986.2980083","journal-title":"IEEE Trans. Computer-Aided Design Integr. Circuits Syst."},{"key":"2159_CR15","doi-asserted-by":"crossref","unstructured":"W. Li, Y. Lin, D. Z. Pan, elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1\u20138(2019). https:\/\/doi.org\/10.1109\/ICCAD45719.2019.8942075","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"2159_CR16","doi-asserted-by":"crossref","unstructured":"T.-H. Lin, P. Banerjee, Y. -W. Chang, An efficient and effective analytical placer for FPGAs. 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136 (2013)","DOI":"10.1145\/2463209.2488746"},{"key":"2159_CR17","doi-asserted-by":"crossref","unstructured":"D. Maarouf, A. Alhyari, Z. Abuowaimer, T. Martin, A. Gunter, G. Grewal, S. Areibi, A. Vannelli, Machine-learning based congestion estimation for modern FPGAs. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 427\u20134277 (2018). https:\/\/doi.org\/10.1109\/FPL.2018.00079","DOI":"10.1109\/FPL.2018.00079"},{"key":"2159_CR18","doi-asserted-by":"crossref","unstructured":"M. Pan, C. Chu, IPR: An Integrated Placement and Routing Algorithm. 44th ACM\/IEEE Design Automation Conference. 59\u201362 (2007). https:\/\/doi.org\/10.1145\/1278480.1278496","DOI":"10.1109\/DAC.2007.375125"},{"key":"2159_CR19","doi-asserted-by":"crossref","unstructured":"C. -W. Pui, G. Chen, Y. Ma, E. F. Y. Young, B. Yu, Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper). IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 929\u2013936 (2017)","DOI":"10.1109\/ICCAD.2017.8203880"},{"issue":"5","key":"2159_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3373269","volume":"25","author":"H Szentimrey","year":"2020","unstructured":"H. Szentimrey, A. Al-Hyari, J. Foxcroft, T. Martin, D. Noel, G. Grewal, S. Areibi, Machine learning for congestion management and routability prediction within FPGA placement. ACM Trans. Des. Autom. Electron. Syst. 25(5), 1\u201325 (2020). https:\/\/doi.org\/10.1145\/3373269","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"2159_CR21","doi-asserted-by":"publisher","first-page":"902","DOI":"10.1109\/DATE.2005.59","volume":"2","author":"K Vorwerk","year":"2005","unstructured":"K. Vorwerk, A. Kennings, An improved multi-level framework for force-directed placement. Design Automation Test Euro. 2, 902\u2013907 (2005). https:\/\/doi.org\/10.1109\/DATE.2005.59","journal-title":"Design Automation Test Euro."},{"key":"2159_CR22","doi-asserted-by":"crossref","unstructured":"D. Xie, J. Xu, J. Lai, A New FPGA placement algorithm for heterogeneous resources. IEEE 8th International Conference on ASIC. 742-746 (2009). https:\/\/doi.org\/10.1109\/ASICON.2009.5351312","DOI":"10.1109\/ASICON.2009.5351312"},{"key":"2159_CR23","doi-asserted-by":"crossref","unstructured":"S. Yang, A. Gayasen, C. Mulpuri, S. Reddy, R. Aggarwal, Routability-Driven FPGA Placement Contest. In Proceedings of the 2016 on International Symposium on Physical Design. Association for Computing Machinery, 139\u2013143 (2016). https:\/\/doi.org\/10.1145\/2872334.2886419","DOI":"10.1145\/2872334.2886419"},{"key":"2159_CR24","unstructured":"inc Xilinx. http:\/\/www.xilinx.com"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02159-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02159-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02159-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,3]],"date-time":"2023-02-03T03:06:19Z","timestamp":1675393579000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02159-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,4]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,2]]}},"alternative-id":["2159"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02159-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9,4]]},"assertion":[{"value":"2 April 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 August 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 August 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 September 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declaration"}},{"value":"The authors declare that there is no conflict of interest regarding the publication of this paper","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}