{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:03:05Z","timestamp":1740135785237,"version":"3.37.3"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,9,16]],"date-time":"2022-09-16T00:00:00Z","timestamp":1663286400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,9,16]],"date-time":"2022-09-16T00:00:00Z","timestamp":1663286400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1007\/s00034-022-02172-7","type":"journal-article","created":{"date-parts":[[2022,9,16]],"date-time":"2022-09-16T21:02:36Z","timestamp":1663362156000},"page":"1327-1351","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers"],"prefix":"10.1007","volume":"42","author":[{"given":"Wang","family":"Xue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5568-265X","authenticated-orcid":false,"given":"Yushun","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuliang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,9,16]]},"reference":[{"doi-asserted-by":"publisher","unstructured":"S.R. Afrancheh, et al, Design procedure for settling time minimization in three-stage RNMC amplifiers, in IEEE EUROCON\u2014International Conference on Computer as a Tool (Lisbon, Portugal, 2011). https:\/\/doi.org\/10.1109\/EUROCON.2011.6174587","key":"2172_CR1","DOI":"10.1109\/EUROCON.2011.6174587"},{"key":"2172_CR2","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1002\/cta.663","volume":"39","author":"H Aminzadeh","year":"2011","unstructured":"H. Aminzadeh, Three-stage nested-Miller-compensated operational amplifiers: analysis, design, and optimization based on settling time. Int. J. Circuit Theory Appl. 39, 573\u2013587 (2011). https:\/\/doi.org\/10.1002\/cta.663","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"11","key":"2172_CR3","doi-asserted-by":"publisher","first-page":"1807","DOI":"10.1109\/TCSI.2016.2597440","volume":"63","author":"E Cabrera-Bernal","year":"2016","unstructured":"E. Cabrera-Bernal et al., 0.7-V three-stage class-AB CMOS operational transconductance amplifier. IEEE Trans. Circuits Syst. I 63(11), 1807\u20131815 (2016). https:\/\/doi.org\/10.1109\/TCSI.2016.2597440","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"5","key":"2172_CR4","doi-asserted-by":"publisher","first-page":"933","DOI":"10.1109\/TCSI.2007.895520","volume":"54","author":"SO Cannizzaro","year":"2007","unstructured":"S.O. Cannizzaro et al., Design procedures for three-stage CMOS OTAs with nested-Miller compensation. IEEE Trans. Circuits Syst. I 54(5), 933\u2013940 (2007). https:\/\/doi.org\/10.1109\/TCSI.2007.895520","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"2172_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-41536-5","author":"AML Canelas","year":"2020","unstructured":"A.M.L. Canelas, J.M.C. Guilherme, N.C.G. Horta, Yield-aware analog IC design and optimization in nanometer-scale technologies. Springer (2020). https:\/\/doi.org\/10.1007\/978-3-030-41536-5","journal-title":"Springer"},{"issue":"9","key":"2172_CR6","doi-asserted-by":"publisher","first-page":"2227","DOI":"10.1109\/JSSC.2012.2194090","volume":"47","author":"SS Chong","year":"2012","unstructured":"S.S. Chong, P.K. Chan, Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load. IEEE J. Solid State-Circuits 47(9), 2227\u20132234 (2012). https:\/\/doi.org\/10.1109\/JSSC.2012.2194090","journal-title":"IEEE J. Solid State-Circuits"},{"issue":"4","key":"2172_CR7","doi-asserted-by":"publisher","first-page":"250","DOI":"10.1109\/TCSII.2010.2043401","volume":"57","author":"A Garimella","year":"2010","unstructured":"A. Garimella, M.W. Rashid, P.M. Furth, Reverse nested Miller compensation using current buffers in a three-stage LDO. IEEE Trans. Circuits Syst. II 57(4), 250\u2013254 (2010). https:\/\/doi.org\/10.1109\/TCSII.2010.2043401","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"11","key":"2172_CR8","doi-asserted-by":"publisher","first-page":"2641","DOI":"10.1109\/TCSI.2015.2476396","volume":"62","author":"G Giustolisi","year":"2015","unstructured":"G. Giustolisi, G. Palumbo, Three-stage dynamic-Biased CMOS amplifier with a robust optimization of the settling time. IEEE Trans. Circuits Syst. I 62(11), 2641\u20132651 (2015). https:\/\/doi.org\/10.1109\/TCSI.2015.2476396","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"2172_CR9","doi-asserted-by":"publisher","first-page":"1329","DOI":"10.1002\/cta.2309","volume":"45","author":"G Giustolisi","year":"2017","unstructured":"G. Giustolisi, G. Palumbo, Robust design of CMOS amplifiers oriented to settling-time specification. Int. J. Circuit Theory Appl. 45(10), 1329\u20131348 (2017). https:\/\/doi.org\/10.1002\/cta.2309","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2172_CR10","doi-asserted-by":"publisher","DOI":"10.1016\/J.MEJO.2020.104939","volume":"107","author":"G Giustolisi","year":"2021","unstructured":"G. Giustolisi, G. Palumbo, Design of CMOS three-stage amplifiers for near-to-minimum settling-time. Microelectron. J. 107, 104939 (2021). https:\/\/doi.org\/10.1016\/J.MEJO.2020.104939","journal-title":"Microelectron. J."},{"issue":"3","key":"2172_CR11","doi-asserted-by":"publisher","first-page":"998","DOI":"10.1109\/TCSI.2020.3044454","volume":"68","author":"G Giustolisi","year":"2021","unstructured":"G. Giustolisi, G. Palumbo, Design of three-stage OTA based on settling-time requirements including large and small signal behavior. IEEE Trans. Circuits Syst. I 68(3), 998\u20131011 (2021). https:\/\/doi.org\/10.1109\/TCSI.2020.3044454","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"2172_CR12","doi-asserted-by":"publisher","first-page":"612","DOI":"10.3390\/electronics10050612","volume":"10","author":"G Giustolisi","year":"2021","unstructured":"G. Giustolisi, G. Palumbo, Efficient design strategy for optimizing the settling time in three-stage amplifiers including small-and large-signal behavior. Electronics 10, 612 (2021). https:\/\/doi.org\/10.3390\/electronics10050612","journal-title":"Electronics"},{"key":"2172_CR13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351087","author":"G Giustolisi","year":"2018","unstructured":"G. Giustolisi, G. Palumbo, Settling-time oriented OTA design through the approximation of the ideal delay. IEEE Int. Sympos. Circuits Syst. (2018). https:\/\/doi.org\/10.1109\/ISCAS.2018.8351087","journal-title":"IEEE Int. Sympos. Circuits Syst."},{"issue":"4","key":"2172_CR14","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1002\/cta.2438","volume":"46","author":"G Giustolisi","year":"2018","unstructured":"G. Giustolisi, G. Palumbo, Bessel like compensation of three stage operational transconductance amplifiers. Int. J. Circuit Theory Appl. 46(4), 729\u2013747 (2018). https:\/\/doi.org\/10.1002\/cta.2438","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2172_CR15","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1007\/s10470-014-0332-y","volume":"80","author":"S Golabi","year":"2014","unstructured":"S. Golabi, M. Yavari, Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits. Analog Integr. Circ. Sig. Process 80, 195\u2013208 (2014). https:\/\/doi.org\/10.1007\/s10470-014-0332-y","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"6","key":"2172_CR16","doi-asserted-by":"publisher","first-page":"1453","DOI":"10.1109\/TCSI.2015.2411796","volume":"62","author":"AD Grasso","year":"2015","unstructured":"A.D. Grasso et al., Design methodology of subthreshold three-stage CMOS OTAs suitable for ultra-low-power low-area and high driving capability. IEEE Trans. Circuits Syst. I 62(6), 1453\u20131462 (2015). https:\/\/doi.org\/10.1109\/TCSI.2015.2411796","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"7","key":"2172_CR17","doi-asserted-by":"publisher","first-page":"1459","DOI":"10.1109\/TCSI.2007.900170","volume":"54","author":"AD Grasso","year":"2007","unstructured":"A.D. Grasso, G. Palumbo, S. Pennisi, Advances in reversed nested Miller compensation. IEEE Trans. Circuits Syst. I 54(7), 1459\u20131470 (2007). https:\/\/doi.org\/10.1109\/TCSI.2007.900170","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"2172_CR18","doi-asserted-by":"publisher","first-page":"758","DOI":"10.1109\/TCSII.2009.2027954","volume":"56","author":"S Guo","year":"2009","unstructured":"S. Guo, H. Lee, Single-capacitor active-feedback compensation for small-capacitive-load three-stage amplifiers. IEEE Trans. Circuits Syst. II 56(10), 758\u2013762 (2009). https:\/\/doi.org\/10.1109\/TCSII.2009.2027954","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"2172_CR19","doi-asserted-by":"publisher","DOI":"10.1017\/9781108125840.008","volume-title":"Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables","author":"PGA Jespers","year":"2017","unstructured":"P.G.A. Jespers, B. Murmann, Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables (Cambridge University Press, Cambridge, 2017). https:\/\/doi.org\/10.1017\/9781108125840.008"},{"key":"2172_CR20","doi-asserted-by":"publisher","first-page":"27459","DOI":"10.1109\/ACCESS.2020.2972067","volume":"8","author":"T Kulej","year":"2020","unstructured":"T. Kulej, F. Khateb, 0.3-V 98-dB Rail-to-Rail OTA in 0.18um CMOS. IEEE Access 8, 27459\u201327467 (2020). https:\/\/doi.org\/10.1109\/ACCESS.2020.2972067","journal-title":"IEEE Access"},{"issue":"1","key":"2172_CR21","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/TCSI.2018.2852334","volume":"66","author":"S Liu","year":"2019","unstructured":"S. Liu, Z. Zhu, J. Wang, L. Liu, Y. Yang, A 1.2-V 2.41-GHz three stage CMOS OTA with efficient frequency compensation technique. IEEE Trans. Circuits Syst. I 66(1), 20\u201330 (2019). https:\/\/doi.org\/10.1109\/TCSI.2018.2852334","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"2172_CR22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2269-3","volume-title":"Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide","author":"T McConaghy","year":"2013","unstructured":"T. McConaghy et al., Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide (Springer, New York, 2013)"},{"issue":"6","key":"2172_CR23","doi-asserted-by":"publisher","first-page":"1244","DOI":"10.1109\/TCSI.2009.2031763","volume":"57","author":"R Nguyen","year":"2010","unstructured":"R. Nguyen, B. Murmann, The design of fast-settling three-stage amplifiers using the open-loop damping factor as a design parameter. IEEE Trans. Circuits Syst. I 57(6), 1244\u20131254 (2010). https:\/\/doi.org\/10.1109\/TCSI.2009.2031763","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"7","key":"2172_CR24","doi-asserted-by":"publisher","first-page":"893","DOI":"10.1109\/TCSI.2002.800463","volume":"49","author":"G Palumbo","year":"2002","unstructured":"G. Palumbo, S. Pennisi, Design methodology and advances in nested-Miller compensation. IEEE Trans. Circuits Syst. I 49(7), 893\u2013902 (2002). https:\/\/doi.org\/10.1109\/TCSI.2002.800463","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"2172_CR25","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1049\/el:20050398","volume":"41","author":"A Pugliese","year":"2005","unstructured":"A. Pugliese, G. Cappuccino, G. Cocorullo, Nested-Miller compensation capacitors sizing rules for fast settling amplifiers design. Electron. Lett. 41(10), 573\u2013575 (2005). https:\/\/doi.org\/10.1049\/el:20050398","journal-title":"Electron. Lett."},{"issue":"1","key":"2172_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSII.2007.906086","volume":"55","author":"A Pugliese","year":"2008","unstructured":"A. Pugliese, G. Cappuccino, G. Cocorullo, Design procedure for settling time minimization in three-stage nested-Miller amplifiers. IEEE Trans. Circuits Syst. II 55(1), 1\u20135 (2008). https:\/\/doi.org\/10.1109\/TCSII.2007.906086","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"12","key":"2172_CR27","doi-asserted-by":"publisher","first-page":"2569","DOI":"10.1109\/TCSI.2009.2017133","volume":"56","author":"A Pugliese","year":"2009","unstructured":"A. Pugliese et al., Settling time optimization for three-stage CMOS amplifier topologies. IEEE Trans. Circuits Syst. I 56(12), 2569\u20132582 (2009). https:\/\/doi.org\/10.1109\/TCSI.2009.2017133","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"2","key":"2172_CR28","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1109\/JSSC.2016.2619677","volume":"52","author":"W Qu","year":"2017","unstructured":"W. Qu et al., Design-oriented analysis for Miller compensation and its application to multistage amplifier design. IEEE J. Solid State Circuits 52(2), 517\u2013527 (2017). https:\/\/doi.org\/10.1109\/JSSC.2016.2619677","journal-title":"IEEE J. Solid State Circuits"},{"issue":"9","key":"2172_CR29","doi-asserted-by":"publisher","first-page":"1372","DOI":"10.1109\/TCAD.2005.852037","volume":"24","author":"M Sengupta","year":"2005","unstructured":"M. Sengupta et al., Application-specific worst case corners using response surfaces and statistical models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(9), 1372\u20131380 (2005). https:\/\/doi.org\/10.1109\/TCAD.2005.852037","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"doi-asserted-by":"publisher","unstructured":"S. Seth, B. Murmann, Settling time and noise optimization of a three-stage operational transconductance amplifier, in IEEE International Symposium on Circuits and Systems (2012), pp. 205\u2013208. https:\/\/doi.org\/10.1109\/ISCAS.2012.6271684","key":"2172_CR30","DOI":"10.1109\/ISCAS.2012.6271684"},{"issue":"2","key":"2172_CR31","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1109\/JSSC.2014.2364037","volume":"50","author":"M Tan","year":"2015","unstructured":"M. Tan, W.-H. Ki, A cascode Miller-compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control. IEEE J. Solid State-Circuits 50(2), 440\u2013449 (2015). https:\/\/doi.org\/10.1109\/JSSC.2014.2364037","journal-title":"IEEE J. Solid State-Circuits"},{"issue":"2","key":"2172_CR32","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1109\/JSSC.2012.2229070","volume":"48","author":"Z Yan","year":"2013","unstructured":"Z. Yan et al., A 0.016-mm 144-\u03bcW three-stage amplifier capable of driving 1-to-15 nF capacitive load with>0.95-MHz GBW. IEEE J. Solid State-Circuits 48(2), 527\u2013540 (2013). https:\/\/doi.org\/10.1109\/JSSC.2012.2229070","journal-title":"IEEE J. Solid State-Circuits"},{"doi-asserted-by":"publisher","unstructured":"H. Zhang, et al, Efficient design-specific worst-case corner extraction for integrated circuits, in Proceedings of the IEEE\/ACM Design Automation Conference (2009), pp. 386\u2013389. https:\/\/doi.org\/10.1145\/1629911.1630013","key":"2172_CR33","DOI":"10.1145\/1629911.1630013"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02172-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02172-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02172-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,16]],"date-time":"2023-03-16T02:05:58Z","timestamp":1678932358000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02172-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,16]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,3]]}},"alternative-id":["2172"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02172-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,9,16]]},"assertion":[{"value":"27 April 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 August 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 September 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 September 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}