{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:40:40Z","timestamp":1758476440671,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T00:00:00Z","timestamp":1667433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T00:00:00Z","timestamp":1667433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s00034-022-02212-2","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T18:08:36Z","timestamp":1667498916000},"page":"2283-2304","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A 16-nm FinFET 28.8-mW 800-MHz 8-Bit All-N-Transistor Logic Carry Look-Ahead Adder"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4565-9506","authenticated-orcid":false,"given":"Oliver Lexter July A.","family":"Jose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Shou","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4120-382X","authenticated-orcid":false,"given":"Ralph Gerard B.","family":"Sangalang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8014-8229","authenticated-orcid":false,"given":"Lean Karlo S.","family":"Tolentino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6870-7406","authenticated-orcid":false,"given":"Tzung-Je","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,11,3]]},"reference":[{"issue":"2","key":"2212_CR1","doi-asserted-by":"publisher","first-page":"1105","DOI":"10.1109\/TETC.2021.3072666","volume":"10","author":"M Ahmadinejad","year":"2022","unstructured":"M. Ahmadinejad, M.H. Moaiyeri, Energy- and quality-efficient approximate multipliers for neural network and image processing applications. IEEE Trans. Emerging Topics Comput. 10(2), 1105\u20131116 (2022). https:\/\/doi.org\/10.1109\/TETC.2021.3072666","journal-title":"IEEE Trans. Emerging Topics Comput."},{"key":"2212_CR2","doi-asserted-by":"publisher","unstructured":"S. Akhter, S. Chaturvedi, S. Khan, A. Bhardwaj, An efficient CMOS dynamic logic-based full adder, in Proceedings of 2020 6th International Conference on Signal Processing and Communication (ICSC), pp. 226\u2013229 (2020). https:\/\/doi.org\/10.1109\/ICSC48311.2020.9182729","DOI":"10.1109\/ICSC48311.2020.9182729"},{"key":"2212_CR3","doi-asserted-by":"publisher","unstructured":"W. Al-Akel, K. Abugharbieh, A. Hasan, H.W. Marar, A power efficient 500MHz adder, in Proceedings of 2019 SoutheastCon, pp. 1\u20136 (2019). https:\/\/doi.org\/10.1109\/SoutheastCon42311.2019.9020285","DOI":"10.1109\/SoutheastCon42311.2019.9020285"},{"key":"2212_CR4","unstructured":"S. G. Alie, T. A. Chandel, J. R. Dar, Power and delay optimized edge triggered flip-flop for low power microcontrollers. Int. J Sci. Res. Publ. 4(5) (2014)"},{"key":"2212_CR5","doi-asserted-by":"publisher","unstructured":"S.S. Aphale, K. Fakir, S. Kodagali, S.S. Mande, Analysis of various adder circuits in deep submicron process, in Proceedings of 2016 International Conference on Automatic Control and Dynamic Optimization Techniques (ICACDOT), pp. 307\u2013311 (2016). https:\/\/doi.org\/10.1109\/ICACDOT.2016.7877599","DOI":"10.1109\/ICACDOT.2016.7877599"},{"key":"2212_CR6","unstructured":"R.J. Baker, H.W. Li, D.E. Boyce, CMOS\u2013Circuit Design, Layout, and Simulation, 3rd edn. (Wiley-Interscience, New York, 2013)"},{"key":"2212_CR7","doi-asserted-by":"publisher","unstructured":"P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001\u20132008 (2015). https:\/\/doi.org\/10.1109\/TVLSI.2014.2357057","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"2212_CR8","doi-asserted-by":"publisher","unstructured":"S.-K. Chang, C.-L. Wey, A fast 64-bit hybrid adder design in 90nm CMOS process, in Proceedings of 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 414\u2013417 (2012). https:\/\/doi.org\/10.1109\/MWSCAS.2012.6292045","DOI":"10.1109\/MWSCAS.2012.6292045"},{"key":"2212_CR9","doi-asserted-by":"publisher","unstructured":"A. Datta, A. Goel, R. T. Cakici, H. Mahmoodi, D.Lekshmanan, K. Roy, Modeling and circuit synthesis for independently controlled double gate FinFET devices. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 26(11), 1957\u20131966 (2007). https:\/\/doi.org\/10.1109\/TCAD.2007.896320","DOI":"10.1109\/TCAD.2007.896320"},{"key":"2212_CR10","doi-asserted-by":"publisher","unstructured":"H. Eriksson, P. Larsson-Edefors, T. Henriksson, C. Svensson, Full-custom vs. standard-cell design flow\u2014an adder case study, in Proceedings of 2003 Asia South and Pacific Design Automation Conference (ASP-DAC), pp. 507\u2013510 (2003). https:\/\/doi.org\/10.1109\/ASPDAC.2003.1195069","DOI":"10.1109\/ASPDAC.2003.1195069"},{"issue":"7","key":"2212_CR11","doi-asserted-by":"publisher","first-page":"1891","DOI":"10.1109\/TED.2012.2195318","volume":"59","author":"N Fasarakis","year":"2012","unstructured":"N. Fasarakis, A. Tsormpatzoglou, D.H. Tassis, I. Pappas, K. Papathanasiou, M. Bucher, G. Ghibaudo, C.A. Dimitriadis, Compact model of drain current in short-channel triple-gate FinFETs. IEEE Trans. Electron Devices 59(7), 1891\u20131898 (2012). https:\/\/doi.org\/10.1109\/TED.2012.2195318","journal-title":"IEEE Trans. Electron Devices"},{"key":"2212_CR12","doi-asserted-by":"publisher","unstructured":"S. Goodnick, A. Korlin, R. Nemanich, Semiconductor Nanotechnology: Advances in Information and Energy Processing and Storage. Springer, Switzerland (2018). https:\/\/doi.org\/10.1007\/978-3-319-91896-9","DOI":"10.1007\/978-3-319-91896-9"},{"key":"2212_CR13","doi-asserted-by":"publisher","unstructured":"R.X. Gu, M.I. Elmasry, An all-N-logic high-speed single-phase dynamic CMOS logic, in Proceedings of 1994 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 7\u2013104 (1994). https:\/\/doi.org\/10.1109\/ISCAS.1994.409183","DOI":"10.1109\/ISCAS.1994.409183"},{"key":"2212_CR14","doi-asserted-by":"publisher","unstructured":"M.A. Hernandez, M.L. Aranda, A low-power bootstrapped CMOS full adder, in Proceedings of 2005 2nd International Conference on Electrical and Electronics Engineering, pp. 243\u2013246 (2005). https:\/\/doi.org\/10.1109\/ICEEE.2005.1529618","DOI":"10.1109\/ICEEE.2005.1529618"},{"key":"2212_CR15","doi-asserted-by":"publisher","unstructured":"C.-H. Hsu, G.-N. Sung, T.-Y. Yao, C.-Y. Juan, Y.-R. Lin, C.-C. Wang, Low-power 7.2 GHz complementary all-n-transistor logic using 90 nm CMOS technology, in Proceedings of 2009 IEEE International Symposium Circuits and Systems (ISCAS), pp. 389\u2013392 (2009). https:\/\/doi.org\/10.1109\/ISCAS.2009.5117767","DOI":"10.1109\/ISCAS.2009.5117767"},{"key":"2212_CR16","doi-asserted-by":"publisher","unstructured":"H. Jiang, S. Angizi, D. Fan, J. Han, L. Liu, Non-volatile approximate arithmetic circuits using scalable hybrid spin-CMOS majority gates. IEEE Trans. Circuits Syst. I: Regul. Pap. 68(3), 1217\u20131230 (2021). https:\/\/doi.org\/10.1109\/TCSI.2020.3044728","DOI":"10.1109\/TCSI.2020.3044728"},{"key":"2212_CR17","doi-asserted-by":"publisher","unstructured":"J.-R. Kahng, J.-W. Moon, J.-H. Kim, C-V extraction method for gate fringe capacitance and gate to source-drain overlap length of LDD MOSFET, in Proceedings of 2001 International Conference on Microelectronics Test Structures (ICMTS), pp. 59\u201363 (2001). https:\/\/doi.org\/10.1109\/ICMTS.2001.928638","DOI":"10.1109\/ICMTS.2001.928638"},{"key":"2212_CR18","doi-asserted-by":"publisher","unstructured":"M. Keerthana, T. Ravichandran, Implementation of low power 1-bit hybrid full adder using 22-nm CMOS technology, in Proceedings of 2020 International Conference on Communication System (ICACCS), pp. 1215\u20131217 (2020). https:\/\/doi.org\/10.1109\/ICACCS48705.2020.9074256","DOI":"10.1109\/ICACCS48705.2020.9074256"},{"key":"2212_CR19","doi-asserted-by":"publisher","unstructured":"M. Linares-Aranda, R.B\u00e1ez, O. Gonzalez-Diaz, Hybrid adders for highspeed arithmetic circuits: A comparison, in Proceedings of 2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control (CCE), pp. 546\u2013549 (2010). https:\/\/doi.org\/10.1109\/ICEEE.2010.5608566","DOI":"10.1109\/ICEEE.2010.5608566"},{"key":"2212_CR20","doi-asserted-by":"publisher","unstructured":"Y. Liu, Advantages of CMOS technology in very large scale integrated circuits, in Proceedings of 2021 2nd International Conference Artificial Intelligence Electronics Engineering (AIEE 2021), pp. 82\u201388. Association for Computing Machinery, New York, NY, USA (2021). https:\/\/doi.org\/10.1145\/3460268.3460280","DOI":"10.1145\/3460268.3460280"},{"key":"2212_CR21","doi-asserted-by":"publisher","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(8), 1481\u20131493 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2820999","DOI":"10.1109\/TVLSI.2018.2820999"},{"key":"2212_CR22","doi-asserted-by":"publisher","unstructured":"V.S.P. Nayak, N. Ramchander, R.S. Reddy, T.H.S.P. Redy, M.S. Reddy, Analysis and design of low-power reversible carry select adder using D-latch, in Proceedings of 2016 IEEE International Conference Recent Trends Electronic Information Communication Technology (RTEICT), pp. 1917\u20131920 (2016). https:\/\/doi.org\/10.1109\/RTEICT.2016.7808169","DOI":"10.1109\/RTEICT.2016.7808169"},{"key":"2212_CR23","doi-asserted-by":"publisher","unstructured":"R.S. Pal, S. Sharma, S. Dasgupta, Recent trend of FinFET devices and its challenges: A review, in Proceedings of 2017 Conference on Emerging Devices and Smart System (ICEDSS), pp. 150\u2013154 (2017). https:\/\/doi.org\/10.1109\/ICEDSS.2017.8073675","DOI":"10.1109\/ICEDSS.2017.8073675"},{"key":"2212_CR24","doi-asserted-by":"publisher","unstructured":"M.O.V. Pavan Kumar, M. Kiran, Design of optimal fast adder, in Proceedings of 2013 International Conference on Advanced Computing and Communication System, pp. 1\u20134 (2013). https:\/\/doi.org\/10.1109\/ICACCS.2013.6938692","DOI":"10.1109\/ICACCS.2013.6938692"},{"key":"2212_CR25","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1016\/j.mejo.2017.12.010","volume":"72","author":"M Rafiee","year":"2018","unstructured":"M. Rafiee, M.B. Ghaznavi-Ghoushchi, An output node split CMOS logic for high-performance and large capacitive-load driving scenarios. Microelectron. J. 72, 109\u2013119 (2018)","journal-title":"Microelectron. J."},{"key":"2212_CR26","doi-asserted-by":"publisher","unstructured":"A. Raghunandan, D.R. Shilpa, Design of high-speed hybrid full adders using FinFET 18nm technology, in Proceedings of 2019 4th International Conference on Recent Trends Electronic, Information and Communication Technology (RTEICT), pp. 410\u2013415 (2019). https:\/\/doi.org\/10.1109\/RTEICT46194.2019.9016866","DOI":"10.1109\/RTEICT46194.2019.9016866"},{"key":"2212_CR27","doi-asserted-by":"publisher","unstructured":"G.K. Reddy, Low power-area pass transistor logic based alu design using low power full adder design, in Proceedings of 2015 IEEE 9th International Conference on Intelligence Systems and Control (ISCO), pp. 1\u20136 (2015). https:\/\/doi.org\/10.1109\/ISCO.2015.7282289","DOI":"10.1109\/ISCO.2015.7282289"},{"key":"2212_CR28","doi-asserted-by":"publisher","unstructured":"R. Saraswat, S. Akashe, S. Babu, Designing and simulation of full adder cell using FinFET technique, in Proceedings of 2013 7th International Conference Intelligence System Control (ISCO), pp. 261\u2013264 (2013). https:\/\/doi.org\/10.1109\/ISCO.2013.6481159","DOI":"10.1109\/ISCO.2013.6481159"},{"key":"2212_CR29","doi-asserted-by":"publisher","unstructured":"N. Taherinejad, A. Abrishamifar, A new high speed, low power adder; using hybrid analog-digital circuits, in Proceedings of 2009 European Conference on Circuit Theory and Design, pp. 623\u2013626 (2009). https:\/\/doi.org\/10.1109\/ECCTD.2009.5275072","DOI":"10.1109\/ECCTD.2009.5275072"},{"key":"2212_CR30","doi-asserted-by":"publisher","unstructured":"R. Tripathi, S. Mishra, S.G. Prakash, A novel 14-transistors low-power high-speed PPM adder, in Proceedings of 2011 International Symposium on Electronic System Design, pp. 124\u2013128 (2011). https:\/\/doi.org\/10.1109\/ISED.2011.19","DOI":"10.1109\/ISED.2011.19"},{"key":"2212_CR31","doi-asserted-by":"publisher","unstructured":"C.-K. Tung, Y.-C. Hung, S.-H. Shieh, G.-S. Huang, A low-power highspeed hybrid CMOS full adder for embedded system, in Proceedings of 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, pp. 1\u20134 (2007). https:\/\/doi.org\/10.1109\/DDECS.2007.4295280","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"2212_CR32","doi-asserted-by":"publisher","unstructured":"C.-K. Tung, S.-H. Shieh, Y.-C. Hung, M.-C. Tsai, High-performance low-power full-swing full adder cores with output driving capability, in Proceedings of 2006 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS), pp. 614\u2013617 (2006). https:\/\/doi.org\/10.1109\/APCCAS.2006.342063","DOI":"10.1109\/APCCAS.2006.342063"},{"key":"2212_CR33","doi-asserted-by":"publisher","unstructured":"P. Valsalan, O. Shihi, CMOS-DRPTL adder topologies, in Proceedings of 2018 International Conference on Current Trends towards Converging Technologies, pp. 1\u20135 (2018). https:\/\/doi.org\/10.1109\/ICCTCT.2018.8551109","DOI":"10.1109\/ICCTCT.2018.8551109"},{"key":"2212_CR34","doi-asserted-by":"publisher","unstructured":"F. Vasefi, Z. Abid, 10-transistor 1-bit adders for n-bit parallel adders, in Proceedings of 16th International Conference Microelectronics 2004(ICM 2004), pp. 174\u2013177 (2004). https:\/\/doi.org\/10.1109\/ICM.2004.1434237","DOI":"10.1109\/ICM.2004.1434237"},{"key":"2212_CR35","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/TNANO.2020.3049087","volume":"20","author":"S Vidhyadharan","year":"2021","unstructured":"S. Vidhyadharan, S.S. Dan, An efficient ultra-low-power and superior performance design of ternary half adder using CNFET and gate-overlap TFET devices. IEEE Trans. Nanotechnol. 20, 365\u2013376 (2021). https:\/\/doi.org\/10.1109\/TNANO.2020.3049087","journal-title":"IEEE Trans. Nanotechnol."},{"key":"2212_CR36","doi-asserted-by":"publisher","unstructured":"C.-C. Wang, K.-C. Tsai, VLSI design of a 1.0 GHz 0.6-$$\\mu $$m 8-bit CLA using PLA-styled all-N-transistor logic, in Proceedings of 1998 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 236\u20132392 (1998). https:\/\/doi.org\/10.1109\/ISCAS.1998.706885","DOI":"10.1109\/ISCAS.1998.706885"},{"key":"2212_CR37","doi-asserted-by":"publisher","unstructured":"A.K. Yadav, B.P. Shrivatava, A.K. Dadoriya, Low power high speed 1- bit full adder circuit design at 45nm CMOS technology, in Proceedings of 2017 International Conference on Recent Innovation in Signal Processing an dEmbedded Systesms (RISE), pp. 427\u2013432 (2017). https:\/\/doi.org\/10.1109\/RISE.2017.8378203","DOI":"10.1109\/RISE.2017.8378203"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02212-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02212-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02212-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,4]],"date-time":"2023-04-04T12:12:19Z","timestamp":1680610339000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02212-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,3]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["2212"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02212-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,11,3]]},"assertion":[{"value":"18 January 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 October 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 October 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}