{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T09:54:46Z","timestamp":1776765286079,"version":"3.51.2"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1007\/s00034-022-02239-5","type":"journal-article","created":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T19:10:54Z","timestamp":1669835454000},"page":"2852-2871","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Efficient Design of FGMOS-Based Low-Power Low-Voltage XOR Gate"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6156-0552","authenticated-orcid":false,"given":"Uma","family":"Sharma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mansi","family":"Jhamb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,11,30]]},"reference":[{"issue":"6","key":"2239_CR1","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/tvlsi.2005.848806","volume":"13","author":"C-H Chang","year":"2005","unstructured":"C.-H. Chang, J. Gu, M. Zhang, A review of 0.18-\/SPL Mu\/M full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. Syst. 13(6), 686\u2013695 (2005). https:\/\/doi.org\/10.1109\/tvlsi.2005.848806","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2239_CR2","doi-asserted-by":"crossref","unstructured":"E. Rodriguez-Villegas, Low power and low voltage circuit design with the FGMOS transistor, in IET (2006).","DOI":"10.1049\/PBCS020E"},{"issue":"8","key":"2239_CR3","doi-asserted-by":"publisher","first-page":"4671","DOI":"10.1007\/s00034-022-02002-w","volume":"41","author":"MA El-Bendary","year":"2022","unstructured":"M.A. El-Bendary, M. Ayman, Efficient multiple 4-Bit ALU designs for fast computation and reduced area. Circuits Syst. Signal Process. 41(8), 4671\u20134691 (2022). https:\/\/doi.org\/10.1007\/s00034-022-02002-w","journal-title":"Circuits Syst. Signal Process."},{"key":"2239_CR4","first-page":"415","volume":"22","author":"F Khateb","year":"2013","unstructured":"F. Khateb, S.A.D. Bay, S. Vlassis, A survey of non-conventional techniques for low-voltage low-power analog circuit design. Radio Eng. 22, 415\u2013427 (2013)","journal-title":"Radio Eng."},{"key":"2239_CR5","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/tnano.2020.3018867","volume":"19","author":"S Gadgil","year":"2020","unstructured":"S. Gadgil, C. Vudadha, Design of CNTFET-based ternary ALU using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661\u2013671 (2020). https:\/\/doi.org\/10.1109\/tnano.2020.3018867","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"2239_CR6","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1016\/j.jestch.2018.06.013","volume":"21","author":"S Garg","year":"2018","unstructured":"S. Garg, T.K. Gupta, Low power domino logic circuits in deep-submicron technology using CMOS. Eng. Sci. Technol. Int. J. 21(4), 625\u2013638 (2018). https:\/\/doi.org\/10.1016\/j.jestch.2018.06.013","journal-title":"Eng. Sci. Technol. Int. J."},{"issue":"12","key":"2239_CR7","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/tvlsi.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using Hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. Syst. 14(12), 1309\u20131321 (2006). https:\/\/doi.org\/10.1109\/tvlsi.2006.887807","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"2239_CR8","doi-asserted-by":"publisher","first-page":"2305","DOI":"10.1080\/03772063.2019.1700833","volume":"68","author":"R Gupta","year":"2019","unstructured":"R. Gupta, R. Gupta, S. Sharma, A high-speed, low-power, and area-efficient FGMOS-based full adder. IETE J. Res. 68(3), 2305\u20132311 (2019). https:\/\/doi.org\/10.1080\/03772063.2019.1700833","journal-title":"IETE J. Res."},{"key":"2239_CR9","unstructured":"K. Nehru, A. Shanmugam, G. Darmila Thenmozhi, Design of low power ALU using 8T FA and PTL based MUX circuits, in IEEE International Conference on Advances in Engineering, Science and Management (ICAESM-2012), pp. 145\u2013149 (2012)."},{"key":"2239_CR10","doi-asserted-by":"publisher","first-page":"105205","DOI":"10.1016\/j.mejo.2021.105205","volume":"115","author":"J Kandpal","year":"2021","unstructured":"J. Kandpal, A. Tomar, M. Agarwal, Design and implementation of 20-T hybrid full adder for high-performance arithmetic applications. Microelectron. J. 115, 105205 (2021). https:\/\/doi.org\/10.1016\/j.mejo.2021.105205","journal-title":"Microelectron. J."},{"issue":"6","key":"2239_CR11","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/tvlsi.2020.2983850","volume":"28","author":"J Kandpal","year":"2020","unstructured":"J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic full adder using high-performance 10-T XOR\u2013XNOR cell. IEEE Trans. Very Large Scale Integr. Syst. 28(6), 1413\u20131422 (2020). https:\/\/doi.org\/10.1109\/tvlsi.2020.2983850","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2239_CR12","volume-title":"CMOS Digital Integrated Circuits: Analysis and Design","author":"S Kang","year":"1999","unstructured":"S. Kang, Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design (McGraw-Hill Science Engineering and Mathematics, New York, 1999)"},{"key":"2239_CR13","doi-asserted-by":"publisher","unstructured":"M. Hajiqasemi, H. Beitollahi, A novel design of domino XOR gate, in 2020 25th International Computer Conference, Computer Society of Iran (CSICC) (2020). https:\/\/doi.org\/10.1109\/csicc49403.2020.9050076","DOI":"10.1109\/csicc49403.2020.9050076"},{"key":"2239_CR14","doi-asserted-by":"publisher","unstructured":"M.A. Valashani, S. Mirzakuchaki, A novel fast, low-power and high-performance XOR-XNOR cell, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS) (2016). https:\/\/doi.org\/10.1109\/iscas.2016.7527335","DOI":"10.1109\/iscas.2016.7527335"},{"issue":"2","key":"2239_CR15","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/tasc.2003.813944","volume":"13","author":"S Mathew","year":"2005","unstructured":"S. Mathew, M. Anders, B. Bloechel, T. Nguyen, R. Krishnamurthy, S. Borkar, Design of a superconducting ALU with a 3-input XOR gate. IEEE Trans. Appl. Supercond. 13(2), 551\u2013554 (2005). https:\/\/doi.org\/10.1109\/tasc.2003.813944","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"2239_CR16","doi-asserted-by":"publisher","DOI":"10.5829\/idosi.ije.2015.28.10a.07","author":"YS Mehrabani","year":"2015","unstructured":"Y.S. Mehrabani, M.H. Shafiabadi, Symmetrical, low-power, and high-speed 1-Bit full adder cells using 32nm carbon nanotube field-effect transistors technology. Int. J. Eng. (2015). https:\/\/doi.org\/10.5829\/idosi.ije.2015.28.10a.07","journal-title":"Int. J. Eng."},{"issue":"7","key":"2239_CR17","doi-asserted-by":"publisher","first-page":"3536","DOI":"10.1007\/s00034-020-01639-9","volume":"40","author":"M Moradinezhad Maryan","year":"2021","unstructured":"M. Moradinezhad Maryan, M. Amini-Valashani, S.J. Azhari, A new circuit-level technique for leakage and short-circuit power reduction of static logic gates in 22-nm CMOS technology. Circuits Syst. Signal Process. 40(7), 3536\u20133560 (2021). https:\/\/doi.org\/10.1007\/s00034-020-01639-9","journal-title":"Circuits Syst. Signal Process."},{"issue":"8","key":"2239_CR18","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/tvlsi.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans Very Large Scale Integr. Syst. 26(8), 1481\u20131493 (2018). https:\/\/doi.org\/10.1109\/tvlsi.2018.2820999","journal-title":"IEEE Trans Very Large Scale Integr. Syst."},{"key":"2239_CR19","unstructured":"Nanoscale Integration and Modeling (NIMO) Group, Arizona State University (ASU). [Online]. https:\/\/ptm.asu.edu\/"},{"issue":"1","key":"2239_CR20","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1049\/ip-cds:20010170","volume":"148","author":"D Radhakrishnan","year":"2001","unstructured":"D. Radhakrishnan, Low-voltage low-power CMOS full adder. IEE Proc. Circuits Dev. Syst. 148(1), 19 (2001). https:\/\/doi.org\/10.1049\/ip-cds:20010170","journal-title":"IEE Proc. Circuits Dev. Syst."},{"issue":"2","key":"2239_CR21","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1109\/tcsii.2006.886226","volume":"54","author":"E Rodriguez-Villegas","year":"2007","unstructured":"E. Rodriguez-Villegas, M. Jimenez, R.G. Carvajal, On dealing with the charge trapped in floating- Gate MOS (FGMOS) transistors. IEEE Trans. Circuits Syst. II Express Briefs 54(2), 156\u2013160 (2007). https:\/\/doi.org\/10.1109\/tcsii.2006.886226","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"2239_CR22","doi-asserted-by":"publisher","first-page":"761","DOI":"10.1007\/s00034-015-9968-9","volume":"34","author":"Y Safaei Mehrabani","year":"2015","unstructured":"Y. Safaei Mehrabani, M. Eshghi, A symmetric, multi-threshold, high-speed and efficient-energy 1-Bit full adder cell design using CNFET technology. Circuits Syst. Signal Process. 34(3), 761\u2013761 (2015). https:\/\/doi.org\/10.1007\/s00034-015-9968-9","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"2239_CR23","doi-asserted-by":"publisher","first-page":"3268","DOI":"10.1109\/tvlsi.2016.2540071","volume":"24","author":"Y Safaei Mehrabani","year":"2016","unstructured":"Y. Safaei Mehrabani, M. Eshghi, Noise and process variation tolerant, low-power, high-speed, and low-energy full adders in CNFET technology. IEEE Trans. Very Large-Scale Integr. Syst. 24(11), 3268\u20133281 (2016). https:\/\/doi.org\/10.1109\/tvlsi.2016.2540071","journal-title":"IEEE Trans. Very Large-Scale Integr. Syst."},{"issue":"11","key":"2239_CR24","doi-asserted-by":"publisher","first-page":"6314","DOI":"10.1007\/s00034-022-02085-5","volume":"41","author":"U Sharma","year":"2022","unstructured":"U. Sharma, M. Jhamb, A novel design of voltage and temperature resilient 9-T domino logic XOR \/XNOR cell. Circuits Syst. Signal Process. 41(11), 6314\u20136332 (2022). https:\/\/doi.org\/10.1007\/s00034-022-02085-5","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"2239_CR25","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1007\/s10470-021-01825-y","volume":"109","author":"P Srivastava","year":"2021","unstructured":"P. Srivastava, R. Yadav, R. Srivastava, Robust circuit implementation of 4-bit 4-tube CNFET based ALU at 16-nm technology node. Analog Integr. Circ. Sig. Process. 109(1), 127\u2013134 (2021). https:\/\/doi.org\/10.1007\/s10470-021-01825-y","journal-title":"Analog Integr. Circ. Sig. Process."},{"issue":"2","key":"2239_CR26","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/tasc.2003.813944","volume":"13","author":"K Takahashi","year":"2003","unstructured":"K. Takahashi, S. Nagasawa, H. Hasegawa, K. Miyahara, H. Takai, Y. Enomoto, Design of a superconducting ALU with a 3-input XOR gate. IEEE Trans. Appl. Supercond. 13(2), 551\u2013554 (2003). https:\/\/doi.org\/10.1109\/tasc.2003.813944","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"2239_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/tasc.2018.2799994","volume":"28","author":"G Tang","year":"2018","unstructured":"G. Tang, P. Qu, X. Ye, D. Fan, Logic design of a 16-bit Bit-Slice arithmetic logic unit for 32-\/64-bit RSFQ microprocessors. IEEE Trans. Appl. Supercond. 28(4), 1\u20135 (2018). https:\/\/doi.org\/10.1109\/tasc.2018.2799994","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"2239_CR28","doi-asserted-by":"publisher","unstructured":"U. Sharma, M. Jhamb, A 0.7 V 0.144 \u00b5W frequency divider design with CNTFET-based master slave D-flip flop, in Lecture Notes in Electrical Engineering, (2021) pp. 387\u2013395. https:\/\/doi.org\/10.1007\/978-981-16-3767-4_37.","DOI":"10.1007\/978-981-16-3767-4_37."},{"issue":"7","key":"2239_CR29","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmermann","year":"1997","unstructured":"R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32(7), 1079\u20131090 (1997). https:\/\/doi.org\/10.1109\/4.597298","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02239-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02239-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02239-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,15]],"date-time":"2023-04-15T04:44:24Z","timestamp":1681533864000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02239-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,30]]},"references-count":29,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2023,5]]}},"alternative-id":["2239"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02239-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,30]]},"assertion":[{"value":"10 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 November 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 November 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The corresponding author declares that there is no conflict of interests regarding the publication of this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}