{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T02:51:06Z","timestamp":1749264666780,"version":"3.37.3"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T00:00:00Z","timestamp":1670198400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T00:00:00Z","timestamp":1670198400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1007\/s00034-022-02251-9","type":"journal-article","created":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T15:07:28Z","timestamp":1670252848000},"page":"3138-3151","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design of a 10-nm FinFET 11\u00a0T Near-Threshold SRAM Cell for Low-Energy Internet-of-Things Applications"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0073-8737","authenticated-orcid":false,"given":"Erfan","family":"Abbasian","sequence":"first","affiliation":[]},{"given":"Bahare","family":"Grailoo","sequence":"additional","affiliation":[]},{"given":"Mahdieh","family":"Nayeri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,12,5]]},"reference":[{"issue":"11","key":"2251_CR1","doi-asserted-by":"publisher","first-page":"3827","DOI":"10.1002\/cta.3364","volume":"50","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, S. Birla, E. Mojaveri Moslem, Design and investigation of stability-and power-improved 11T SRAM cell for low-power devices. Int. J. Circuit Theory Appl. 50(11), 3827\u20133845 (2022)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"2251_CR2","doi-asserted-by":"publisher","first-page":"5914","DOI":"10.1007\/s00034-022-02054-y","volume":"41","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, M. Gholipour, Design of a highly stable and robust 10T SRAM cell for low-power portable applications. Circuits Syst. Signal Process. 41, 5914\u20135932 (2022)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"2251_CR3","doi-asserted-by":"publisher","first-page":"1606","DOI":"10.1109\/TCSI.2021.3138849","volume":"69","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, F. Izadinasab, M. Gholipour, A reliable low standby power 10T SRAM cell with expanded static noise margins. IEEE Trans. Circuits Syst. I Regul. Pap. 69(4), 1606\u20131616 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2251_CR4","doi-asserted-by":"publisher","first-page":"3081","DOI":"10.1007\/s00034-021-01950-z","volume":"41","author":"E Abbasian","year":"2022","unstructured":"E. Abbasian, E. Mani, M. Gholipour, M. Karamimanesh, M. Sahid, A. Zaidi, A schmitt-trigger-based low-voltage 11 T SRAM cell for low-leakage in 7-nm FinFET technology. Circuits Syst. Signal Process. 41, 3081\u20133105 (2022)","journal-title":"Circuits Syst. Signal Process."},{"key":"2251_CR5","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1016\/j.vlsi.2015.02.002","volume":"50","author":"M Ansari","year":"2015","unstructured":"M. Ansari, H. Afzali-Kusha, B. Ebrahimi, Z. Navabi, A. Afzali-Kusha, M. Pedram, A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies. Integration 50, 91\u2013106 (2015)","journal-title":"Integration"},{"issue":"5","key":"2251_CR6","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/TCSI.2020.2964903","volume":"67","author":"K Cho","year":"2020","unstructured":"K. Cho, J. Park, T.W. Oh, S.-O. Jung, One-sided schmitt-trigger-based 9T SRAM cell for near-threshold operation. IEEE Trans. Circuits Syst. I Regul. Pap. 67(5), 1551\u20131561 (2020)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2251_CR7","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1016\/j.aeue.2018.12.015","volume":"99","author":"SS Ensan","year":"2019","unstructured":"S.S. Ensan, M.H. Moaiyeri, M. Moghaddam, S. Hessabi, A low-power single-ended SRAM in FinFET technology. AEU-Int. J. Electron. Commun. 99, 361\u2013368 (2019)","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"2251_CR8","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1007\/s10470-018-1107-7","volume":"94","author":"SS Ensan","year":"2018","unstructured":"S.S. Ensan, M.H. Moaiyeri, S. Hessabi, A robust and low-power near-threshold SRAM in 10-nm FinFET technology. Analog Integr. Circ. Sig. Process 94, 497\u2013506 (2018)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2251_CR9","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1007\/s10470-020-01669-y","volume":"105","author":"N Eslami","year":"2020","unstructured":"N. Eslami, B. Ebrahimi, E. Shakouri, D. Najafi, A single-ended low leakage and low voltage 10T SRAM cell with high yield. Analog Integr. Circ. Sig. Process 105, 263\u2013274 (2020)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"10","key":"2251_CR10","doi-asserted-by":"publisher","first-page":"2344","DOI":"10.1109\/TVLSI.2019.2919104","volume":"27","author":"Y He","year":"2019","unstructured":"Y. He, J. Zhang, X. Wu, X. Si, S. Zhen, B. Zhang, A half-select disturb-free 11T SRAM cell with built-in write read-assist scheme for ultralow-voltage operations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(10), 2344\u20132353 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"2251_CR11","unstructured":"M.R. Jan, C. Anantha, N. Borivoje, Digital integrated circuits: a design perspective, Prentice Hall Upper Saddle River edn. (NJ, 2003)"},{"key":"2251_CR12","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1016\/j.mejo.2015.11.009","volume":"48","author":"H Jiao","year":"2016","unstructured":"H. Jiao, Y. Qiu, V. Kursun, Low power and robust memory circuits with asymmetrical ground gating. Microelectron. J. 48, 109\u2013119 (2016)","journal-title":"Microelectron. J."},{"key":"2251_CR13","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.vlsi.2020.06.006","volume":"75","author":"E Mahmoodi","year":"2020","unstructured":"E. Mahmoodi, M. Gholipour, Design space exploration of low-power flip-flops in FinFET technology. Integration 75, 52\u201362 (2020)","journal-title":"Integration"},{"key":"2251_CR14","doi-asserted-by":"publisher","first-page":"2135","DOI":"10.1007\/s00034-020-01578-5","volume":"40","author":"JK Mishra","year":"2021","unstructured":"J.K. Mishra, B.B. Upadhyay, P.K. Misra, M. Goswami, Design and analysis of SRAM cell using body bias controller for low power applications. Circuits Syst. Signal Process. 40, 2135\u20132158 (2021)","journal-title":"Circuits Syst. Signal Process."},{"issue":"3","key":"2251_CR15","doi-asserted-by":"publisher","first-page":"1183","DOI":"10.1109\/TVLSI.2016.2623601","volume":"25","author":"TW Oh","year":"2016","unstructured":"T.W. Oh, H. Jeong, K. Kang, J. Park, Y. Yang, S.-O. Jung, Power-gated 9T SRAM cell for low-energy operation. IEEE Trans. Very Large Scale Integr. Syst. 25(3), 1183\u20131187 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2251_CR16","doi-asserted-by":"publisher","first-page":"64105","DOI":"10.1109\/ACCESS.2021.3075460","volume":"9","author":"JS Oh","year":"2021","unstructured":"J.S. Oh, J. Park, K. Cho, T.W. Oh, S.-O. Jung, Differential read\/write 7T SRAM with bit-interleaved structure for near-threshold operation. IEEE Access 9, 64105\u201364115 (2021)","journal-title":"IEEE Access"},{"key":"2251_CR17","unstructured":"Predictive Technology Model (PTM), Avalable: http:\/\/ptm.asu.edu\/, accessed: 2019"},{"key":"2251_CR18","doi-asserted-by":"publisher","first-page":"2779","DOI":"10.1007\/s00034-021-01912-5","volume":"41","author":"B Rawat","year":"2022","unstructured":"B. Rawat, P. Mittal, A reliable and temperature variation tolerant 7T SRAM cell with single bitline configuration for low voltage application. Circuits Syst. Signal Process. 41, 2779\u20132801 (2022)","journal-title":"Circuits Syst. Signal Process."},{"key":"2251_CR19","doi-asserted-by":"publisher","first-page":"3479","DOI":"10.1007\/s00034-020-01636-y","volume":"40","author":"E Shakouri","year":"2021","unstructured":"E. Shakouri, B. Ebrahimi, N. Eslami, M. Chahardori, Single-ended 10T SRAM cell with high yield and low standby power. Circuits Syst. Signal Process. 40, 3479\u20133499 (2021)","journal-title":"Circuits Syst. Signal Process."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02251-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02251-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02251-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,15]],"date-time":"2023-04-15T04:44:42Z","timestamp":1681533882000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02251-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,5]]},"references-count":19,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2023,5]]}},"alternative-id":["2251"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02251-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2022,12,5]]},"assertion":[{"value":"22 July 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 December 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}