{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T06:42:42Z","timestamp":1756190562658,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T00:00:00Z","timestamp":1673308800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T00:00:00Z","timestamp":1673308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100012542","name":"Sichuan Province Science and Technology Support Program","doi-asserted-by":"publisher","award":["2022YFG0164"],"award-info":[{"award-number":["2022YFG0164"]}],"id":[{"id":"10.13039\/100012542","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Open Foundation of the State Key Laboratory of Electronic Thin Films and Integrated Devices","award":["KFJJ202006"],"award-info":[{"award-number":["KFJJ202006"]}]},{"name":"Intelligent Terminal Key Laboratory of Sichuan Province","award":["SCITLAB-1001"],"award-info":[{"award-number":["SCITLAB-1001"]}]},{"name":"Medico-Engineering Cooperation Funds from University of Electronic Science and Technology of China","award":["ZYGX2021YGLH203"],"award-info":[{"award-number":["ZYGX2021YGLH203"]}]},{"DOI":"10.13039\/501100005230","name":"Chongqing Natural Science Foundation","doi-asserted-by":"crossref","award":["2022NSCQ-MSX5348"],"award-info":[{"award-number":["2022NSCQ-MSX5348"]}],"id":[{"id":"10.13039\/501100005230","id-type":"DOI","asserted-by":"crossref"}]},{"name":"the Important Project of the National Natural Science","award":["62090012"],"award-info":[{"award-number":["62090012"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s00034-022-02266-2","type":"journal-article","created":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T03:02:57Z","timestamp":1673319777000},"page":"3181-3199","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Capacitor Recombination Algorithm Combined with LMS Algorithm in 16-Bit SAR ADC with Redundancy"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7629-2183","authenticated-orcid":false,"given":"Hua","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quanyuan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,1,10]]},"reference":[{"key":"2266_CR1","doi-asserted-by":"crossref","unstructured":"A. Bannon, C.P. Hurrell, D. Hummerston, C. Lyden, An 18 b 5 MS\/s SAR ADC with 100.2 dB dynamic range, in: 2014 Symposium on VLSI Circuits Digest of Technical Papers, pp. 1\u20132. IEEE (2014)","DOI":"10.1109\/VLSIC.2014.6858371"},{"issue":"11","key":"2266_CR2","doi-asserted-by":"publisher","first-page":"3383","DOI":"10.1109\/TCSI.2008.2001757","volume":"55","author":"KL Chan","year":"2008","unstructured":"K.L. Chan, N. Rakuljic, I. Galton, Segmented dynamic element matching for high-resolution digital-to-analog conversion. IEEE Trans. Circuits Syst. I Regul. Pap. 55(11), 3383\u20133392 (2008)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2266_CR3","doi-asserted-by":"crossref","unstructured":"K.-H. Chang, C.-C. Hsieh, A 12b 10MS\/s 18.9 fJ\/conversion-step sub-radix-2 SAR ADC, in: 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp. 1\u20134. IEEE (2016)","DOI":"10.1109\/VLSI-DAT.2016.7482524"},{"issue":"5","key":"2266_CR4","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/JSSC.2018.2793558","volume":"53","author":"B Chen","year":"2018","unstructured":"B. Chen, M. Maddox, M.C.W. Coln, Y. Lu, L.D. Fernando, Precision passive-charge-sharing SAR ADC: analysis, design, and measurement results. IEEE J. Solid-State Circuits 53(5), 1481\u20131492 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2266_CR5","doi-asserted-by":"crossref","unstructured":"Y.-H. Chung, C.-H. Tien, Q.-F. Zeng, A 16-Bit calibration-free SAR ADC with binary-window and capacitor-swapping DAC switching schemes. IEEE Trans. Circuits Syst. I Regul. Pap. (2021)","DOI":"10.1109\/TCSI.2021.3096242"},{"key":"2266_CR6","doi-asserted-by":"crossref","unstructured":"X. Ding, K. Hofmann, L. Zhang, D. Yi, Y. Ma, Redundant double conversion based digital background calibration of SAR ADC with convergence acceleration and assistance, in: 2018 25th International Conference \u201dMixed Design of Integrated Circuits and System\u201d (MIXDES), pp. 192\u2013197. IEEE (2018)","DOI":"10.23919\/MIXDES.2018.8436826"},{"key":"2266_CR7","doi-asserted-by":"crossref","unstructured":"H. Fan, Y. Wang, X. Wu, A realizable digital bubble sorting SAR ADC calibration technology, in: 2021 International Conference on IC Design and Technology (ICICDT), pp. 1\u20134. IEEE (2021)","DOI":"10.1109\/ICICDT51558.2021.9626536"},{"key":"2266_CR8","unstructured":"Y.-S. Hu, J.-H. Lin, D.-G. Lin, K.-Y. Lin, H.-S. Chen, An 89.55dB-SFDR 179.6dB-FoMs 12-bit l-MS\/s SAR-assisted SAR ADC with weight-split compensation calibration, in: 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 253\u2013256 (2018)"},{"key":"2266_CR9","doi-asserted-by":"crossref","unstructured":"W.-H. Huang, S.-H. Wu, Z.-X. Chen, Y.-S. Shu, An amplifier-less calibration-free SAR ADC achieving 100dB SNDR for multi-channel ECG acquisition with 667mV pp linear input range, in: 2019 Symposium on VLSI Circuits, pp. C70\u2013C71. IEEE (2019)","DOI":"10.23919\/VLSIC.2019.8777944"},{"key":"2266_CR10","doi-asserted-by":"crossref","unstructured":"C.P. Hurrell, C. Lyden, D. Laing, D. Hummerston, M. Vickery, An 18b 12.5 MHz ADC with 93dB SNR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 378\u2013379. IEEE (2010)","DOI":"10.1109\/ISSCC.2010.5433829"},{"key":"2266_CR11","doi-asserted-by":"crossref","unstructured":"S. Konno, Y. Miyahara, K. Sobue, K. Hamashita, A 16b 1.62 MS\/s calibration-free SAR ADC with 86.6 dB SNDR utilizing DAC mismatch cancellation based on symmetry, in: 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1\u20132. IEEE (2020)","DOI":"10.1109\/A-SSCC48613.2020.9336130"},{"key":"2266_CR12","doi-asserted-by":"crossref","unstructured":"Z. Lan, L. Dong, X. Jing, L. Geng, A 12-bit 100MS\/s SAR ADC with digital error correction and high-speed LMS-based background calibration, in: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. IEEE (2021)","DOI":"10.1109\/ISCAS51556.2021.9401172"},{"key":"2266_CR13","doi-asserted-by":"crossref","unstructured":"H. Li, M. Maddox, M.C.W. Coin, W. Buckley, D. Hummerston, N. Naeem, A signal-independent background-calibrating 20b 1MS\/S SAR ADC with 0.3 ppm INL, in: 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 242\u2013244. IEEE (2018)","DOI":"10.1109\/ISSCC.2018.8310274"},{"key":"2266_CR14","doi-asserted-by":"crossref","unstructured":"W. Liu, P. Huang, Y. Chiu, A 12b 22.5\/45MS\/s 3.0 mW 0.059 mm$$^{2}$$ CMOS SAR ADC achieving over 90dB SFDR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 380\u2013381. IEEE (2010)","DOI":"10.1109\/ISSCC.2010.5433830"},{"key":"2266_CR15","doi-asserted-by":"crossref","unstructured":"M. Maddox, B. Chen, M. Coln, R. Kapusta, J. Shen, L. Fernando, A 16 bit linear passive-charge-sharing SAR ADC in 55nm CMOS, in: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 153\u2013156. IEEE (2016)","DOI":"10.1109\/ASSCC.2016.7844158"},{"issue":"12","key":"2266_CR16","doi-asserted-by":"publisher","first-page":"2437","DOI":"10.1109\/JSSC.2005.856291","volume":"40","author":"J McNeill","year":"2005","unstructured":"J. McNeill, M.C.W. Coln, B.J. Larivee, \u201cSplit ADC\u2019\u2019 architecture for deterministic digital background calibration of a 16-bit 1-MS\/s ADC. IEEE J. Solid-State Circuits 40(12), 2437\u20132445 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"2266_CR17","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/TCSI.2014.2354751","volume":"62","author":"JA McNeill","year":"2014","unstructured":"J.A. McNeill, R. Majidi, J. Gong, \u201cSplit ADC\u2019\u2019 background linearization of VCO-based ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 49\u201358 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"4","key":"2266_CR18","doi-asserted-by":"publisher","first-page":"1149","DOI":"10.1109\/JSSC.2017.2784761","volume":"53","author":"J Shen","year":"2018","unstructured":"J. Shen, A. Shikata, L.D. Fernando, N. Guthrie, B. Chen, M. Maddox, N. Mascarenhas, R. Kapusta, M.C.W. Coln, A 16-bit 16-MS\/s SAR ADC with on-chip calibration in 55-nm CMOS. IEEE J. Solid-State Circuits 53(4), 1149\u20131160 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"2266_CR19","doi-asserted-by":"publisher","first-page":"2928","DOI":"10.1109\/JSSC.2016.2592623","volume":"51","author":"Y-S Shu","year":"2016","unstructured":"Y.-S. Shu, L.-T. Kuo, T.-Y. Lo, An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS. IEEE J. Solid-state Circuits 51(12), 2928\u20132940 (2016)","journal-title":"IEEE J. Solid-state Circuits"},{"key":"2266_CR20","doi-asserted-by":"crossref","unstructured":"Y. Wang, L.\u00a0Zhang, F. Mei, Y. Chen, J. Wu, Digital calibration of capacitor mismatch and gain error in pipelined SAR ADCs, in: 2021 IEEE 14th International Conference on ASIC (ASICON), pp. 1\u20134. IEEE (2021)","DOI":"10.1109\/ASICON52560.2021.9620474"},{"key":"2266_CR21","doi-asserted-by":"crossref","unstructured":"L. Wei, G. Shangshang, W. Xiao, S. Shiguang, Background LMS calibration algorithm realization for SAR-ADC, in: 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), pp. 142\u2013146. IEEE (2021)","DOI":"10.1109\/ICICM54364.2021.9660322"},{"key":"2266_CR22","doi-asserted-by":"crossref","unstructured":"B. Xu, Y. Chiu, Background calibration of time-interleaved ADC using direct derivative information, in: 2013 IEEE International symposium on Circuits and Systems (ISCAS), pp. 2456\u20132459. IEEE (2013)","DOI":"10.1109\/ISCAS.2013.6572376"},{"key":"2266_CR23","doi-asserted-by":"crossref","unstructured":"F. Ye, J. Ren, A 12-bit SAR ADC using pseudo-dynamic weighting C-DAC for capacitor error calibration, in: 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 746\u2013749 (2020)","DOI":"10.1109\/MWSCAS48704.2020.9184583"},{"issue":"8","key":"2266_CR24","doi-asserted-by":"publisher","first-page":"2207","DOI":"10.1109\/JSSC.2019.2915583","volume":"54","author":"Y Zhou","year":"2019","unstructured":"Y. Zhou, B. Xu, Y. Chiu, A 12-b 1-GS\/s 31.5-mW time-interleaved SAR ADC with analog HPF-assisted skew calibration and randomly sampling reference ADC. IEEE J. Solid-State Circuits 54(8), 2207\u20132218 (2019)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02266-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02266-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02266-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T22:17:07Z","timestamp":1728685027000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02266-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,10]]},"references-count":24,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["2266"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02266-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2023,1,10]]},"assertion":[{"value":"14 April 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 December 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 December 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 January 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}