{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:50Z","timestamp":1771698830664,"version":"3.50.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T00:00:00Z","timestamp":1673654400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T00:00:00Z","timestamp":1673654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s00034-022-02284-0","type":"journal-article","created":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T06:02:27Z","timestamp":1673676147000},"page":"3589-3616","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["An Energy-Efficient Hybrid SRAM-Based In-Memory Computing Macro for Artificial Intelligence Edge Devices"],"prefix":"10.1007","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3876-5514","authenticated-orcid":false,"given":"Anil Kumar","family":"Rajput","sequence":"first","affiliation":[]},{"given":"Alok Kumar","family":"Tiwari","sequence":"additional","affiliation":[]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,1,14]]},"reference":[{"issue":"12","key":"2284_CR1","doi-asserted-by":"publisher","first-page":"4219","DOI":"10.1109\/TCSI.2018.2848999","volume":"65","author":"A Agrawal","year":"2018","unstructured":"A. Agrawal, A. Jaiswal, C. Lee, K. Roy, X-SRAM: enabling in-memory Boolean computations in CMOS static random access memories. IEEE Trans. Circuits Syst. I Regul. Pap. 65(12), 4219\u20134232 (2018)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"2284_CR2","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/JSSC.2018.2880918","volume":"54","author":"A Biswas","year":"2019","unstructured":"A. Biswas, A.P. Chandrakasan, CONV-SRAM: an energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks. IEEE J. Solid-State Circuits 54(1), 217\u2013230 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"2284_CR3","doi-asserted-by":"publisher","first-page":"1483","DOI":"10.1109\/JSSC.2012.2192661","volume":"47","author":"PF Chiu","year":"2012","unstructured":"P.F. Chiu, M.F. Chang, C.W. Wu, C.H. Chuang, S.S. Sheu, Y.-S. Chen, M.J. Tsai, Low store energy, low VDDmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory (Memristor) devices for low power mobile applications. IEEE J. Solid-State Circuits 47(6), 1483\u20131496 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"2284_CR4","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L Chua","year":"1971","unstructured":"L. Chua, Memristor-the missing circuit element. IEEE Trans. Circuits Theory 18(5), 507\u2013519 (1971)","journal-title":"IEEE Trans. Circuits Theory"},{"issue":"11","key":"2284_CR5","doi-asserted-by":"publisher","first-page":"2786","DOI":"10.1109\/JSSC.2016.2602218","volume":"51","author":"MF Chang","year":"2016","unstructured":"M.F. Chang, L.Y. Huang, W.Z. Lin, Y.N. Chiang, C.C. Kuo, C.H. Chuang, K.H. Yang, H.J. Tsai, T.F. Chen, S.S. Sheu, A ReRAM-based 4T2R nonvolatile TCAM using rc-filtered stress-decoupled scheme for frequent-OFF instant-ON search engines used in IoT and big-data processing. IEEE J. Solid-State Circuits 51(11), 2786\u20132798 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2284_CR6","doi-asserted-by":"crossref","unstructured":"W.H. Chen, K.X. Li, W.Y. Lin, K.H. Hsu, P.Y. Li, C.H. Yang, C.X. Xue, E.Y. Yang, Y.K. Chen, Y.S. Chang, T.H. Hsu, Y.C. King, C.J. Lin, R.S. Liu, C.C. Hsieh, K.T. Tang, M.F. Chang, A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. in 2018 IEEE International Solid State Circuits Conference (ISSCC), IEEE","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"2284_CR7","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/OJCAS.2020.3042550","volume":"2","author":"Y Chen","year":"2021","unstructured":"Y. Chen, L. Lu, B. Kim, T.T.H. Kim, A reconfigurable 4T2R ReRAM computing in-memory macro for efficient edge applications. IEEE Open J. Circ. Syst. 2, 210\u2013222 (2021)","journal-title":"IEEE Open J. Circ. Syst."},{"key":"2284_CR8","doi-asserted-by":"publisher","first-page":"1006","DOI":"10.1109\/JSSC.2017.2776309","volume":"53","author":"Q Dong","year":"2018","unstructured":"Q. Dong, S. Jeloka, M. Saligane, Y. Kim, M. Kawaminami, A. Harada, S. Miyoshi, M. Yasuda, D. Blaauw, D. Sylvester, A 4+ 2T SRAM for searching and in-memory computing With 0.3-V $$V_{DDmin}$$. IEEE J. Solid-State Circuits 53, 1006\u20131015 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"2284_CR9","first-page":"407","volume":"19","author":"K Eshraghian","year":"2010","unstructured":"K. Eshraghian, K.R. Cho, O. Kavehei, S.K. Kang, D. Abbott, S.M.S. Kang, Memristor MOS content addressable memory (MCAM): Hybrid architecture for future high performance search engines. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(8), 407\u20131417 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2284_CR10","doi-asserted-by":"crossref","unstructured":"R.\u00a0Guo, Y.\u00a0Liu, S.\u00a0Zheng, S. Y. Wu, P.\u00a0Ouyang, W. S. Khwa, X.\u00a0Chen, J. J. Chen, X.\u00a0Li, L.\u00a0Liu, M. F. Chang, S.\u00a0Wei, S.\u00a0Yin, A 5.1pJ\/Neuron 127.3us\/Inference RNN-based speech recognition processor using 16 computing-in-memory SRAM macros in 65nm CMOS. in 2019 Symposium on VLSI Circuits,IEEE, C120-C121 (2019)","DOI":"10.23919\/VLSIC.2019.8778028"},{"key":"2284_CR11","doi-asserted-by":"crossref","unstructured":"M.\u00a0Horowitz, 1.1 Computing\u2019s energy problem (and what we can do about it), in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE, 10\u201314 (2014)","DOI":"10.1109\/ISSCC.2014.6757323"},{"issue":"1","key":"2284_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/s11671-017-2191-9","volume":"12","author":"MY Hsu","year":"2017","unstructured":"M.Y. Hsu, C.F. Liao, Y.H. Shih, C.J. Lin, Y.C. King, A RRAM integrated 4T SRAM with self-inhibit resistive switching load by pure CMOS logic process. Nanoscale Res. Lett. 12(1), 1\u20139 (2017)","journal-title":"Nanoscale Res. Lett."},{"issue":"4","key":"2284_CR13","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","volume":"51","author":"S Jeloka","year":"2016","unstructured":"S. Jeloka, N.B. Akesh, D. Sylvester, D. Blaauw, A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory. IEEE J. Solid-State Circuits 51(4), 1009\u20131021 (2016)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"2284_CR14","doi-asserted-by":"publisher","first-page":"1773","DOI":"10.1109\/TCSI.2021.3064189","volume":"68","author":"CJ Jhang","year":"2021","unstructured":"C.J. Jhang, C.X. Xue, J.M. Hung, F.C. Chang, M.F. Chang, Challenges and trends of SRAM-based computing-in-memory for AI edge devices. IEEE Trans. Circuits Syst. I Regul. Pap. 68(5), 1773\u20131786 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"1","key":"2284_CR15","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TCSI.2012.2215714","volume":"60","author":"S Kvatinsky","year":"2013","unstructured":"S. Kvatinsky, E.G. Friedman, A. Kolodny, U.C. Weiser, Team: threshold adaptive memristor model. IEEE Trans. Circuits Syst. I Regul. Pap. 60(1), 211\u2013221 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"2284_CR16","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/JSSC.2017.2782087","volume":"53","author":"M Kang","year":"2018","unstructured":"M. Kang, S.K. Gonugondla, A. Patil, N.R. Shanbhag, A multi-functional in-memory inference processor using a standard 6t sram array. IEEE J. Solid-State Circuits 53(2), 642\u2013655 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2284_CR17","unstructured":"S.\u00a0Kvatinsky, K.\u00a0Talisveyberg, D.\u00a0Fliter, E.\u00a0G. Friedman, A.\u00a0Kolodny, U.\u00a0C. Weiser, Verilog-A for memristor models, CCIT Technical Report, Textbf801 (2011)"},{"key":"2284_CR18","doi-asserted-by":"crossref","unstructured":"W. S. Khwa, J. J. Chen, J. F. Li, X.\u00a0Si, E. Y. Yang, X.\u00a0Sun, R.\u00a0Liu, P. Y. Chen, Q.\u00a0Li, S.\u00a0Yu, M. F. Chang, A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors, in 2018 IEEE International Solid State Circuits Conference (ISSCC),IEEE, 496\u2013498 (2018)","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"2284_CR19","doi-asserted-by":"crossref","unstructured":"R.\u00a0Liu, X.\u00a0Peng, X.\u00a0Sun, W. S. Khwa, X.\u00a0Si, J. J. Chen, J. F. Li, M. F. Chang, S.\u00a0Yu, Parallelizing SRAM arrays with customized bit-cell for binary neural networks, in 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC),IEEE, 1\u20136 (2018)","DOI":"10.1109\/DAC.2018.8465935"},{"issue":"6","key":"2284_CR20","doi-asserted-by":"publisher","first-page":"1345","DOI":"10.1109\/TVLSI.2019.2956232","volume":"28","author":"L Lu","year":"2020","unstructured":"L. Lu, T. Yoo, V.L. Le, T.T.H. Kim, A 0.506-pJ 16-kb 8T SRAM with vertical read wordlines and selective dual split power lines. IEEE Trans. Very Large Scale Integr. VLSI Syst. 28(6), 1345\u20131356 (2020)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2284_CR21","doi-asserted-by":"crossref","unstructured":"S.\u00a0Majumdar, S.\u00a0K. Kingra, M.\u00a0Suri, M.\u00a0Tikyani, Hybrid CMOS-OxRAM based 4T-2R NVSRAM with efficient programming scheme, in 2016 16th Non-Volatile Memory Technology Symposium (NVMTS), IEEE, 1\u20134 (2016)","DOI":"10.1109\/NVMTS.2016.7781513"},{"key":"2284_CR22","doi-asserted-by":"publisher","unstructured":"Y.\u00a0Ma, Y.\u00a0Du, L.\u00a0Du, J.\u00a0Lin, Z.\u00a0Wang, In-memory computing: the next-generation AI computing paradigm, in Proceedings of the 2020 on Great Lakes Symposium on VLSI, ser. GLSVLSI \u201920, Association for Computing Machinery, 265\u2013270 (2020). https:\/\/doi.org\/10.1145\/3386263.3407588","DOI":"10.1145\/3386263.3407588"},{"issue":"7","key":"2284_CR23","first-page":"2623","volume":"64","author":"S Majumdar","year":"2021","unstructured":"S. Majumdar, Single bit-line differential sensing based real-time NVSRAM for low power applications. IEEE Trans. Circuits Syst. II Exp. Briefs 64(7), 2623\u20132627 (2021)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"2284_CR24","first-page":"262","volume":"9","author":"VT Nguyen","year":"2021","unstructured":"V.T. Nguyen, J.S. Kim, J.W. Lee, 10T SRAM computing-in-memory macros for binary and multibit mac operation of DNN edge processors. IEEE Access 9, 262\u2013276 (2021)","journal-title":"IEEE Access"},{"key":"2284_CR25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105569","volume":"129","author":"AK Rajput","year":"2022","unstructured":"A.K. Rajput, M. Pattanaik, G. Kaushal, Local bit-line shared pass-gate 8T SRAM based energy efficient and reliable in-memory computing architecture. Microelectron. J. 129, 105569 (2022)","journal-title":"Microelectron. J."},{"key":"2284_CR26","doi-asserted-by":"crossref","unstructured":"A.\u00a0K. Rajput , M.\u00a0Pattanaik, Energy efficient 9T SRAM with R\/W margin enhanced for beyond Von-Neumann computation, in 2020 24th International Symposium on VLSI Design and Test (VDAT), IEEE, 1\u20134 (2020)","DOI":"10.1109\/VDAT50263.2020.9190473"},{"issue":"1","key":"2284_CR27","doi-asserted-by":"publisher","first-page":"1115","DOI":"10.1038\/s41467-017-01481-9","volume":"8","author":"A Sebastian","year":"2017","unstructured":"A. Sebastian, T. Tuma, N. Papandreou, M. Le Gallo, L. Kull, T. Parnell, E. Eleftheriou, Temporal correlation detection using computational phase-change memory. Nat. Commun. 8(1), 1115 (2017)","journal-title":"Nat. Commun."},{"issue":"11","key":"2284_CR28","doi-asserted-by":"publisher","first-page":"4172","DOI":"10.1109\/TCSI.2019.2928043","volume":"66","author":"X Si","year":"2019","unstructured":"X. Si, W.S. Khwa, J.J. Chen, J.F. Li, X. Sun, R. Liu, S. Yu, H. Yamauchi, Q. Li, M.F. Chang, A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4172\u20134185 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"8","key":"2284_CR29","doi-asserted-by":"publisher","first-page":"3284","DOI":"10.1109\/TCSI.2022.3168053","volume":"69","author":"V Sharma","year":"2022","unstructured":"V. Sharma, H. Kim, T.T.H. Kim, A 64 Kb reconfigurable full-precision digital ReRAM-based compute-in-memory for artificial intelligence applications. IEEE Trans. Circuits Syst. I Regul. Pap. 69(8), 3284\u20133296 (2022)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"2284_CR30","unstructured":"D.\u00a0Strukov, M.\u00a0Prezioso, F.\u00a0Merrik-Bayat, B.\u00a0Hoskins, Memristors and method for fabricating memristors, US Patent 9899450 (2018)"},{"issue":"7","key":"2284_CR31","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/39\/7\/074006","volume":"39","author":"J Singh","year":"2018","unstructured":"J. Singh, B. Raj, Comparative analysis of memristor models and memories design. J. Semicond. 39(7), 074006 (2018)","journal-title":"J. Semicond."},{"key":"2284_CR32","doi-asserted-by":"crossref","unstructured":"T.\u00a0Yoo, H.\u00a0Kim, Q.\u00a0Chen, T.\u00a0T. H. Kim, B.\u00a0Kim, A logic compatible 4T dual embedded DRAM array for in-memory computation of deep neural networks, in 2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED),IEEE, 1\u20136 (2019)","DOI":"10.1109\/ISLPED.2019.8824826"},{"key":"2284_CR33","doi-asserted-by":"crossref","unstructured":"C.\u00a0Yu, T.\u00a0Yoo, T.\u00a0T. H. Kim, K.\u00a0C. Tshun\u00a0Chuan, B.\u00a0Kim, A 16K current-based 8T SRAM compute-in-memory macro with decoupled read\/write and 1-5bit column ADC, in 2020 I EEE Custom Integrated Circuits Conference (CICC),IEEE, 1\u20134 (2020)","DOI":"10.1109\/CICC48029.2020.9075883"},{"issue":"6","key":"2284_CR34","first-page":"1733","volume":"55","author":"S Yin","year":"2020","unstructured":"S. Yin, Z. Jiang, J.S. Seo, M. Seok, XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J. Solid-State Circuits 55(6), 1733\u20131743 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2284_CR35","doi-asserted-by":"crossref","unstructured":"Y.\u00a0Zha, E.\u00a0Nowak, J.\u00a0Li, Liquid silicon: a nonvolatile fully programmable processing-in-memory processor with monolithically integrated ReRAM for big data\/machine learning applications, in 2019 Symposium on VLSI Circuits,IEEE, C206\u2013C207 (2019)","DOI":"10.23919\/VLSIC.2019.8778064"},{"issue":"4","key":"2284_CR36","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","volume":"52","author":"J Zhang","year":"2017","unstructured":"J. Zhang, Z. Wang, N. Verma, In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J. Solid-State Circuits 52(4), 915\u2013924 (2017)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02284-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s00034-022-02284-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-022-02284-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T12:40:52Z","timestamp":1684154452000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s00034-022-02284-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,14]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["2284"],"URL":"https:\/\/doi.org\/10.1007\/s00034-022-02284-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,14]]},"assertion":[{"value":"9 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 December 2022","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 December 2022","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 January 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}